Transitive Closure Graph-Based Warpage-Aware Floorplanning for Package Designs
Article No.: 16, Pages 1 - 7
Abstract
In modern heterogeneous integration technologies, chips with different processes and functionality are integrated into a package with high interconnection density and large I/O counts. Integrating multiple chips into a package may suffer from severe warpage problems caused by the mismatch in coefficients of thermal expansion between different manufacturing materials, leading to deformation and malfunction in the manufactured package. The industry is eager to find a solution for warpage optimization. This paper proposes the first warpage-aware floorplanning algorithm for heterogeneous integration. We first present an efficient qualitative warpage model for a multi-chip package structure based on Suhir's solution, more suitable for optimization than the time-consuming finite element analysis. Based on the transitive closure graph floorplan representation, we then propose three perturbations for simulated annealing to optimize the warpage more directly and can thus speed up the process. Finally, we develop a force-directed detailed floorplanning algorithm to further refine the solutions by utilizing the dead spaces. Experimental results demonstrate the effectiveness of our warpage model and algorithm.
References
[1]
C. C. Liu, S.-M. Chen, F.-W. Kuo, H.-N. Chen, E.-H. Yeh, C.-C. Hsieh, L.-H. Huang, M.-Y. Chiu, J. Yeh, T.-S. Lin, T.-J. Yeh, S.-Y. Hou, J.-P. Hung, J.-C. Lin, C.-P. Jou, C.-T. Wang, S.-P. Jeng, and D. C. H. Yu, "High-performance integrated fan-out wafer level packaging (InFO-WLP): Technology and system integration," in Proc. of IEEE IEDM, 2012, pp. 14.1.1--14.1.4.
[2]
D. Yang and S. Wegner. Apple watch series 3 teardown. Accessed: 2021-11-4. [Online]. Available: https://www.techinsights.com/zh-tw/node/16538
[3]
C. Hou, "TSMC ecosystem for innovation," TSMC Symposium, presentation slides, August 2020.
[4]
S. Timoshenko, "Analysis of bi-metal thermostats," J. Opt. Soc. Am., vol. 11, no. 3, pp. 233--255, 1925.
[5]
E. Suhir, "Interfacial stresses in bimetal thermostats," J. Appl. Mech., 1989.
[6]
M. Tsai, C. Hsu, and C. Han, "A note on Suhir's solution of thermal stresses for a die-substrate assembly," J. Electron. Packag., vol. 126, no. 1, pp. 115--119, 2004.
[7]
M.-Y. Tsai and Y.-W. Wang, "A theoretical solution for thermal warpage of flip-chip packages," IEEE Trans. Compon. Packag. Manuf. Technol., vol. 10, no. 1, pp. 72--78, 2019.
[8]
R. Darveaux, I. Turlik, L.-T. Hwang, and A. Reisman, "Thermal stress analysis of a multichip package design," IEEE Trans. Compon., Hybrids, Manuf. Technol., vol. 12, no. 4, pp. 663--672, 1989.
[9]
Y.-T. Lin, W.-H. Lai, C.-L. Kao, J.-W. Lou, P.-F. Yang, C.-Y. Wang, and C.-A. Hseih, "Wafer warpage experiments and simulation for fan-out chip on substrate," in Proc. of IEEE ECTC, 2016, pp. 13--18.
[10]
C.-Y. Huang, D. Ng, H.-H. Lee, V. Lin, C.-F. Lin, and C. K. Chung, "Process induced wafer warpage optimization for multi-chip integration on wafer level molded wafer," in Proc. of IEEE ECTC, 2019, pp. 1287--1293.
[11]
C.-Y. Peng, P. B. Lin, C.-T. Ko, C.-W. Wang, O. Chuang, and C.-C. Lee, "A novel warpage reinforcement architecture with RDL interposer for heterogeneous integrated packages," in Proc. of IEEE ECTC, 2020, pp. 526--531.
[12]
J. H. Lau, M. Li, D. Tian, N. Fan, E. Kuah, W. Kai, M. Li, J. Hao, Y. M. Cheung, Z. Li et al., "Warpage and thermal characterization of fan-out wafer-level packaging," IEEE Trans. Compon. Packag. Manuf. Technol., vol. 7, no. 10, pp. 1729--1738, 2017.
[13]
J. H. Lau, M. Li, L. Yang, M. Li, I. Xu, T. Chen, S. Chen, Q. X. Yong, J. P. Madhukumar, W. Kai et al., "Warpage measurements and characterizations of fan-out wafer-level packaging with large chips and multiple redistributed layers," IEEE Trans. Compon. Packag. Manuf. Technol., vol. 8, no. 10, pp. 1729--1737, 2018.
[14]
J.-M. Lin and Y.-W. Chang, "TCG: A transitive closure graph-based representation for non-slicing floorplans," in Proc. of ACM/IEEE DAC, 2001, pp. 764--769.
[15]
J.-M. Lin, "TCG-S: orthogonal coupling of P*-admissible representations for general floorplans," IEEE TCAD, vol. 23, no. 6, pp. 968--980, 2004.
[16]
S. D. Poisson, Traité De Mécanique. Soc. belge de librairie, 1838.
[17]
T. Young, A Course of Lectures on Natural Philosophy and the Mechanical Arts. Taylor and Walton, 1845.
[18]
L. Euler, "Dissertatio physica de sono," Ph.D. dissertation, Typis E. & IR Thurnisiorum, fratrum, 1727.
[19]
F. X. Che, M. Z. Ding, and X. Zhang, "Modeling and design solutions to overcome warpage challenge for fan-out wafer level packaging (FO-WLP) technology," in Proc. of IEEE EPTC, 2015, pp. 1--8.
[20]
P. Spindler and F. M. Johannes, "Fast and accurate routing demand estimation for efficient routability-driven placement," in Proc. of ACM/IEEE DATE, 2007, pp. 1--6.
[21]
C. Tsai, C. Hsu, K. Kao, T. Tang, C. Lu, K. Wu, H. Pu, K. Lin, H. Wang, T. Wu et al., "Fabrication and characterization of millimeter wave 3D InFO dipole antenna array integrated with CMOS front-end circuits," in Proc. of IEEE IEDM, 2019, pp. 25.3.1--25.3.4.
[22]
Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu, "B*-trees: A new representation for non-slicing floorplans," in Proc. of ACM/IEEE DAC, 2000, pp. 458--463.
[23]
H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Rectangle-packing-based module placement," in Proc. of IEEE/ACM ICCAD, 1995, pp. 472--479.
[24]
T.-C. Chen and Y.-W. Chang, "Modern floorplanning based on B*-tree and fast simulated annealing," IEEE TCAD, vol. 25, no. 4, pp. 637--650, 2006.
[25]
S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671--680, 1983.
[26]
LEDA: the library of efficient data types and algorithms. [Online]. Available: https://www.algorithmic-solutions.com/
[27]
Moldex3D: Plastic injection molding simulation software. [Online]. Available: https://www.moldex3d.com/
[28]
Y.-J. Cai, Y. Hsu, and Y.-W. Chang, "Simultaneous pre-and free-assignment routing for multiple redistribution layers with irregular vias," in Proc. of ACM/IEEE DAC, 2021, pp. 1147--1152.
Index Terms
- Transitive Closure Graph-Based Warpage-Aware Floorplanning for Package Designs
Index terms have been assigned to the content through auto-classification.
Recommendations
Integrated floorplanning with buffer/channel insertion for bus-based microprocessor designs
ISPD '02: Proceedings of the 2002 international symposium on Physical designA new approach to the interconnect-driven floorplanning problem that integrates bus planning with floorplanning is presented. The integrated floorplanner is intended for bus-based designs. Each bus consists of a large number of wires. The floorplanner ...
Bus-pin-aware bus-driven floorplanning
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSIAs the number of buses increase substantially in multi-core SoC designs, the bus planning problem has become the dominant factor in determining the performance and power consumption of SoC designs. To cope with the bus planning problem, it is desirable ...
Arbitrarily shaped rectilinear module placement using the transitive closure graph representation
In this paper, we deal with arbitrarily shaped rectilinear module placement using the transitive closure graph (TCG) representation. The geometric meanings of modules are transparent to TCG as well as its induced operations, which makes TCG an ideal ...
Comments
Information & Contributors
Information
Published In
October 2022
1467 pages
ISBN:9781450392174
DOI:10.1145/3508352
- Conference Chair:
- Tulika Mitra,
- Program Chairs:
- Evangeline Young,
- Jinjun Xiong
Copyright © 2022 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
In-Cooperation
- IEEE-EDS: Electronic Devices Society
- IEEE CAS
- IEEE CEDA
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 22 December 2022
Check for updates
Qualifiers
- Research-article
Funding Sources
Conference
ICCAD '22
Sponsor:
ICCAD '22: IEEE/ACM International Conference on Computer-Aided Design
October 30 - November 3, 2022
California, San Diego
Acceptance Rates
Overall Acceptance Rate 457 of 1,762 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 250Total Downloads
- Downloads (Last 12 months)97
- Downloads (Last 6 weeks)6
Reflects downloads up to 28 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in