Cited By
View all- Chang YHui-Ru Jiang IPosser G(2024)Physical Design Challenges in Modern Heterogeneous IntegrationProceedings of the 2024 International Symposium on Physical Design10.1145/3626184.3639690(125-134)Online publication date: 12-Mar-2024
Obstacle-Avoiding Multiple Redistribution Layer Routing with Irregular Structures
Article No.: 65, Pages 1 - 6
Abstract
In advanced packages, redistribution layers (RDLs) are extra metal layers for high interconnections among the chips and printed circuit board (PCB). To better utilize the routing resources of RDLs, published works adopted flexible vias such that they can place the vias everywhere. Furthermore, some regions may be blocked for signal integrity protection or manually prerouted nets (such as power/ground nets or feeding lines of antennas) to achieve higher performance. These blocked regions will be treated as obstacles in the routing process. Since the positions of pads, obstacles, and vias can be arbitrary, the structures of RDLs become irregular. The obstacles and irregular structures substantially increase the difficulty of the routing process. This paper proposes a three-stage algorithm: First, the layout is partitioned by a method based on constrained Delaunay triangulation (CDT). Then we present a global routing graph model and generate routing guides for unified-assignment netlists. Finally, a novel tile routing method is developed to obtain detailed routes. Experiment results demonstrate the robustness and effectiveness of our proposed algorithm.
References
[1]
Y.-J. Cai, Y. Hsu, and Y.-W. Chang, "Simultaneous pre- and free-assignment routing for multiple redistribution layers with irregular vias," in Proc. of ACM/IEEE DAC, 2021, pp. 1147--1152.
[2]
C.-T. Wang, T.-C. Tang, C.-W. Lin, C.-W. Hsu, J.-S. Hsieh, C.-H. Tsai, K.-C. Wu, H.-P. Pu, and D. Yu, "InFO_AiP technology for high performance and compact 5G millimeter wave system integration," in Proc. of IEEE ECTC, 2018, pp. 202--207.
[3]
J.-W. Fang, I.-J. Lin, Y.-W. Chang, and J.-H. Wang, "A network-flow-based RDL routing algorithmz for flip-chip design," IEEE TCAD, vol. 26, no. 8, pp. 1417--1429, 2007.
[4]
J.-W. Fang and Y.-W. Chang, "Area-I/O flip-chip routing for chip-package co-design," in Proc. of IEEE/ACM ICCAD, 2008, pp. 518--522.
[5]
T. Yan and M. D. F. Wong, "Correctly modeling the diagonal capacity in escape routing," IEEE TCAD, vol. 31, no. 2, pp. 285--293, 2012.
[6]
Y.-K. Ho, H.-C. Lee, W. Lee, Y.-W. Chang, C.-F. Chang, I.-J. Lin, and C.-F. Shen, "Obstacle-avoiding free-assignment routing for flip-chip designs," IEEE TCAD, vol. 33, no. 2, pp. 224--236, 2014.
[7]
T.-C. Yu, A.-J. Shih, and S.-Y. Fang, "Flip-chip routing with I/O planning considering practical pad assignment constraints," IEEE TVLSI, vol. 27, no. 8, pp. 1921--1932, 2019.
[8]
J.-W. Fang, C.-H. Hsu, and Y.-W. Chang, "An integer-linear-programming-based routing algorithm for flip-chip designs," IEEE TCAD, vol. 28, no. 1, pp. 98--110, 2009.
[9]
C.-W. Lin, P.-W. Lee, Y.-W. Chang, C.-F. Shen, and W.-C. Tseng, "An efficient pre-assignment routing algorithm for flip-chip designs," IEEE TCAD, vol. 31, no. 6, pp. 878--889, 2012.
[10]
H.-T. Wen, Y.-J. Cai, Y. Hsu, and Y.-W. Chang, "Via-based redistribution layer routing for InFO packages with irregular pad structures," in Proc. of ACM/IEEE DAC, 2020, pp. 1--6.
[11]
J.-W. Fang, M. D. F. Wong, and Y.-W. Chang, "Flip-chip routing with unified area-I/O pad assignments for package-board co-design," in Proc. of ACM/IEEE DAC, 2009, pp. 336--339.
[12]
B.-Q. Lin, T.-C. Lin, and Y.-W. Chang, "Redistribution layer routing for integrated fan-out wafer-level chip-scale packages," in Proc. of IEEE/ACM ICCAD, 2016, pp. 1--6.
[13]
T.-C. Lin, C.-C. Chi, and Y.-W. Chang, "Redistribution layer routing for wafer-level integrated fan-out package-on-packages," in Proc. of IEEE/ACM ICCAD, 2017, pp. 561--568.
[14]
S.-R. Nie, Y.-T. Chen, and Y.-W. Chang, "Y-architecture-based flip-chip routing with dynamic programming-based bend minimization," in Proc. of ACM/IEEE DAC, 2022.
[15]
L. Paul Chew, "Constrained delaunay triangulations," Algorithmica, vol. 4, no. 1, pp. 97--108, 1989.
[16]
D. J. Staepelaere, Geometric Transformations for A Rubber-band Sketch. University of California, Santa Cruz, 1992.
[17]
Boost C++ libraries. [Online]. Available: https://www.boost.org/
[18]
A. Amirkhanov. CDT C++ library. [Online]. Available: https://artem-ogre.github.io/CDT/
Index Terms
- Obstacle-Avoiding Multiple Redistribution Layer Routing with Irregular Structures
Index terms have been assigned to the content through auto-classification.
Recommendations
Redistribution Layer Routing with Dynamic Via Insertion Under Irregular Via Structures
DAC '24: Proceedings of the 61st ACM/IEEE Design Automation ConferenceIn modern advanced packaging, redistribution layers (RDLs) are often used for signal transmission among chips, and vias are used for communication among different layers. Most existing RDL routers perform via planning before routing. However, since vias ...
Obstacle-avoiding rectilinear Steiner tree construction
ICCAD '08: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided DesignIn today's VLSI designs, there can be many blockages in a routing region. The obstacle-avoiding rectilinear Steiner minimum tree (OARSMT) problem has become an important problem in the physical design stage of VLSI circuits. This problem has attracted a ...
Obstacle-avoiding free-assignment routing for flip-chip designs
DAC '12: Proceedings of the 49th Annual Design Automation ConferenceThe flip-chip packaging is introduced for modern IC designs with higher integration density and larger I/O counts. It is necessary to consider routing obstacles for modern flip-chip designs, where the obstacles could be regions blocked for signal ...
Comments
Information & Contributors
Information
Published In
October 2022
1467 pages
ISBN:9781450392174
DOI:10.1145/3508352
- Conference Chair:
- Tulika Mitra,
- Program Chairs:
- Evangeline Young,
- Jinjun Xiong
Copyright © 2022 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
In-Cooperation
- IEEE-EDS: Electronic Devices Society
- IEEE CAS
- IEEE CEDA
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 22 December 2022
Check for updates
Qualifiers
- Research-article
Funding Sources
- Ministry of Science and Technology of Taiwan
Conference
ICCAD '22
Sponsor:
ICCAD '22: IEEE/ACM International Conference on Computer-Aided Design
October 30 - November 3, 2022
California, San Diego
Acceptance Rates
Overall Acceptance Rate 457 of 1,762 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 210Total Downloads
- Downloads (Last 12 months)56
- Downloads (Last 6 weeks)0
Reflects downloads up to 28 Feb 2025
Other Metrics
Citations
Cited By
View all- Chang YHui-Ru Jiang IPosser G(2024)Physical Design Challenges in Modern Heterogeneous IntegrationProceedings of the 2024 International Symposium on Physical Design10.1145/3626184.3639690(125-134)Online publication date: 12-Mar-2024
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in