research-article

Garbled EDA: Privacy Preserving Electronic Design Automation

Authors:

Mohammad Hashemi,

Domenic ForteAuthors Info & Claims

ICCAD '22: Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design

Article No.: 156, Pages 1 - 9

https://doi.org/10.1145/3508352.3549455

Published: 22 December 2022 Publication History

Abstract

The complexity of modern integrated circuits (ICs) necessitates collaboration between multiple distrusting parties, including third-party intellectual property (3PIP) vendors, design houses, CAD/EDA tool vendors, and foundries, which jeopardizes confidentiality and integrity of each party's IP. IP protection standards and the existing techniques proposed by researchers are ad hoc and vulnerable to numerous structural, functional, and/or side-channel attacks. Our framework, Garbled EDA, proposes an alternative direction through formulating the problem in a secure multi-party computation setting, where the privacy of IPs, CAD tools, and process design kits (PDKs) is maintained. As a proof-of-concept, Garbled EDA is evaluated in the context of simulation, where multiple IP description formats (Verilog, C, S) are supported. Our results demonstrate a reasonable logical-resource cost and negligible memory overhead. To further reduce the overhead, we present another efficient implementation methodology, feasible when the resource utilization is a bottleneck, but the communication between two parties is not restricted. Interestingly, this implementation is private and secure even in the presence of malicious adversaries attempting to, e.g., gain access to PDKs or in-house IPs of the CAD tool providers.

References

[1]

K. Zarimi Azar, H. Mardani Kamali, H. Homayoun, and A. Sasan. 2019. Threats on logic locking: A decade later. In Proc. of the 2019 on Great Lakes Symp. on VLSI. 471--476.

[2]

M. Bellare, V. T. Hoang, and P. Rogaway. 2012. Foundations of garbled circuits. In Proc. of the 2012 ACM Conf. on Computer and communications security. 784--796.

[3]

A. Chhotaray, A. Nahiyan, T. Shrimpton, D. Forte, and M. M. Tehranipoor. 2017. Standardizing bad cryptographic practice: A teardown of the IEEE standard for protecting electronic-design intellectual property. In Proc. of the ACM SIGSAC Conf. on Computer and Communications Security. 1533--1546.

[4]

S. Dupuis and M. L. Flottes. 2019. Logic locking: A survey of proposed methods and evaluation metrics. J. of Electronic Testing 35, 3 (2019), 273--291.

Digital Library

[5]

O. Goldreich, S. Micali, and A. Wigderson. 2019. How to play any mental game, or a completeness theorem for protocols with honest majority. In Providing Sound Foundations for Cryptography: On the Work of Shafi Goldwasser and Silvio Micali. 307--328.

[6]

S. Goldwasser, Y. T. Kalai, and G. N. Rothblum. 2008. One-time programs. In Annual Intrl. Cryptology Conf. Springer, 39--56.

[7]

U. Guin, Q. Shi, D. Forte, and M. M. Tehranipoor. 2016. FORTIS: a comprehensive solution for establishing forward trust for protecting IPs and ICs. ACM Trans. on Design Automation of Electronic Systems (TODAES) 21, 4 (2016), 1--20.

Digital Library

[8]

V. Gunupudi and S. R. Tate. 2008. Generalized non-interactive oblivious transfer using count-limited objects with applications to secure mobile agents. In Intrl. Conf. on Financial Crypto. and Data Security. Springer, 98--112.

[9]

R. N. Horspool, W. D. Lyons, and M. Serra. 2016. The ARMSim. (2016). Retrieved November 15, 2021 from https://webhome.cs.uvic.ca/~nigelh/ARMSim-V2.1/index.html

[10]

Y. Huang, J. Katz, V. Kolesnikov, R. Kumaresan, and A. J. Malozemoff. 2014. Amortizing garbled circuits. In Annual Cryptology Conf. Springer, 458--475.

[11]

Siam Hussain, Baiyu Li, Farinaz Koushanfar, and Rosario Cammarota. 2020. TinyGarble2: Smart, Efficient, and Scalable Yao's Garble Circuit. In Proceedings of the 2020 Workshop on Privacy-Preserving Machine Learning in Practice. 65--67.

Digital Library

[12]

IEEE. 2014. 1735-2014-IEEE recommended practice for encryption and management of electronic design intellectual property (IP). [Online]http://standards.ieee.org/findstds/standard/1735-2014.html [Accessed: Oct.11, 2021]. (2014).

[13]

J. Kilian. 1988. Founding crytpography on oblivious transfer. In Proc. of the annual ACM Symp. on Theory of computing. 20--31.

Digital Library

[14]

J. Knechtel, E. B. Kavun, F. Regazzoni, A. Heuser, A. Chattopadhyay, D. Mukhopadhyay, S. Dey, Y. Fei, Y. Belenky, I. Levi, T. Güneysu, P. Schaumont, and I. Polian. 2020. Towards secure composition of integrated circuits and electronic systems: On the role of EDA. In Design, Automation & Test in Europe Conf. & Exhibition. IEEE, 508--513.

[15]

V. Kolesnikov and T. Schneider. 2008. Improved garbled circuit: Free XOR gates and applications. In Intrl. Colloquium on Automata, Languages, and Programming. Springer, 486--498.

[16]

J. Larus. 2018. SPIM: A MIPS32 simulator. (2018). Retrieved November 15, 2021 from http://spimsimulator.sourceforge.net/

[17]

Y. Lindell. 2016. Fast cut-and-choose-based protocols for malicious and covert adversaries. J. of Cryptology 29, 2 (2016), 456--490.

Digital Library

[18]

Y. Lindell and B. Pinkas. 2007. An efficient protocol for secure two-party computation in the presence of malicious adversaries. In Annual Intrl. Conf. on the theory and applications of cryptographic techniques. Springer, 52--78.

[19]

R. Maes, D. Schellekens, P. Tuyls, and I. Verbauwhede. 2009. Analysis and design of active IC metering schemes. In Intrl. Workshop on Hardware-Oriented Security and Trust. IEEE, 74--81.

[20]

K. Mohit. 2017. IEEE P1735 encryption is broken---flaws allow intellectual property theft. [Online]https://thehackernews.com/2017/11/ieee-p1735-ip-encryption.html [Accessed: Oct.21, 2021]. (2017).

[21]

R. Mukherjee, M. Tautschnig, and D. Kroening. 2016. V2C - A verilog to C translator tool. (2016). Retrieved November 15, 2021 from http://www.cprover.org/hardware/v2c

[22]

M. Naor, B. Pinkas, and R. Sumner. 1999. Privacy preserving auctions and mechanism design. In Proc. of the 1st ACM Conf. on Electronic Commerce. 129--139.

[23]

S. Rhoads. 2001. Plasma - most MIPS I(TM) opcodes. (2001). Retrieved November 15, 2021 from https://opencores.org/projects/plasma

[24]

J. A. Roy, F. Koushanfar, and I. L. Markov. 2010. Ending piracy of integrated circuits. Computer 43, 10 (2010), 30--38.

Digital Library

[25]

C. Santifort. 2010. Amber ARM-compatible core. (2010). Retrieved November 15, 2021 from https://opencores.org/projects/amber

[26]

E. M. Songhori, S. U. Hussain, A. Sadeghi, T. Schneider, and F. Koushanfar. 2015. TinyGarble: Highly compressed and scalable sequential garbled circuits. In Symp. on Security and Privacy. IEEE, 411--428.

[27]

E. M. Songhori, M S. Riazi, H. U. Siam, A. Sadeghi, and F. Koushanfar. 2019. ARM2GC: Succinct garbled processor for secure computation. In Proc. of the 56th Annual Design Automation Conf. 2019. 1--6.

[28]

E. M. Songhori, T. Schneider, S. Zeitouni, A. Sadeghi, G. Dessouky, and F. Koushanfar. 2016. Garbledcpu: A mips processor for secure computation in hardware. In ACM/EDAC/IEEE Design Automation Conf. 1--6.

[29]

J. Speith, F. Schweins, M. Ender, M. Fyrbiak, A. May, and C. Paar. 2022. How Not to Protect Your IP - An Industry-Wide Break of IEEE 1735 Implementations. In 2022 2022 IEEE Symposium on Security and Privacy (SP) (SP). IEEE Computer Society, Los Alamitos, CA, USA, 1067--1082.

[30]

A. Stern, H. Wang, F. Rahman, F. Farahmandi, and M. M. Tehranipoor. 2021. ACED-IT: Assuring confidential electronic design against insider threats in a zero trust environment. Trans. on Computer-Aided Design of Integrated Circuits and Systems (2021).

[31]

X. Wang, S. D. Gordon, A. McIntosh, and J. Katz. 2016. Secure computation of MIPS machine code. In European Symp. on Research in Computer Security. Springer, 99--117.

[32]

A. Yao. 1986. How to generate and exchange secrets. In Annual Symp. on Foundations of Computer Science. IEEE, 162--167.

Digital Library

Cited By

Bhandari JGopinath JAshraf MKnechtel JSinanoglu OKarri R(2025)DEFending Integrated Circuit LayoutsIEEE Transactions on Information Forensics and Security10.1109/TIFS.2024.349281020(46-59)Online publication date: 1-Jan-2025
https://dl.acm.org/doi/10.1109/TIFS.2024.3492810
Liu ZLuo NJudson SDutta RGuo XSantolucito MLuo BLiao XXu JKirda ELie D(2024)Poster: BlindMarket: A Trustworthy Chip Designs Marketplace for IP Vendors and UsersProceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security10.1145/3658644.3691378(5048-5050)Online publication date: 2-Dec-2024
https://dl.acm.org/doi/10.1145/3658644.3691378
Ibnat ZRahman MRahman MKamali HTehranipoor MFarahmandi F(2023)ActiWate: Adaptive and Design-agnostic Active Watermarking for IP Ownership in Modern SoCs2023 60th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC56929.2023.10247688(1-6)Online publication date: 9-Jul-2023
https://doi.org/10.1109/DAC56929.2023.10247688

Index Terms

Garbled EDA: Privacy Preserving Electronic Design Automation
1. Hardware
2. Security and privacy
  1. Security in hardware

Index terms have been assigned to the content through auto-classification.

Recommendations

Zero-knowledge using garbled circuits: how to prove non-algebraic statements efficiently
CCS '13: Proceedings of the 2013 ACM SIGSAC conference on Computer & communications security

Zero-knowledge protocols are one of the fundamental concepts in modern cryptography and have countless applications. However, after more than 30 years from their introduction, there are only very few languages (essentially those with a group structure) ...
Efficient secure computation with garbled circuits
ICISS'11: Proceedings of the 7th international conference on Information Systems Security

Secure two-party computation enables applications in which participants compute the output of a function that depends on their private inputs, without revealing those inputs or relying on any trusted third party. In this paper, we show the potential of ...
Black-Box Garbled RAM
FOCS '15: Proceedings of the 2015 IEEE 56th Annual Symposium on Foundations of Computer Science (FOCS)

Garbled RAM, introduced by Lu and Ostrovsky, enables the task of garbling a RAM (Random Access Machine) program directly, there by avoiding the inefficient process of first converting it into a circuit. Garbled RAM can be seen as a RAM analogue of Yao's ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '22: Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design

October 2022

1467 pages

ISBN:9781450392174

DOI:10.1145/3508352

Conference Chair:
Tulika Mitra
National University of Singapore
,
Program Chairs:
Evangeline Young
The Chinese University of Hong Kong
,
Jinjun Xiong
University at Buffalo (UB)

Copyright © 2022 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

In-Cooperation

IEEE-EDS: Electronic Devices Society
IEEE CAS
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 December 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Funding Sources

Semiconductor Research Corporation

Conference

ICCAD '22

Sponsor:

SIGDA

ICCAD '22: IEEE/ACM International Conference on Computer-Aided Design

October 30 - November 3, 2022

California, San Diego

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
109
Total Downloads

Downloads (Last 12 months)43
Downloads (Last 6 weeks)3

Reflects downloads up to 28 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Bhandari JGopinath JAshraf MKnechtel JSinanoglu OKarri R(2025)DEFending Integrated Circuit LayoutsIEEE Transactions on Information Forensics and Security10.1109/TIFS.2024.349281020(46-59)Online publication date: 1-Jan-2025
https://dl.acm.org/doi/10.1109/TIFS.2024.3492810
Liu ZLuo NJudson SDutta RGuo XSantolucito MLuo BLiao XXu JKirda ELie D(2024)Poster: BlindMarket: A Trustworthy Chip Designs Marketplace for IP Vendors and UsersProceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security10.1145/3658644.3691378(5048-5050)Online publication date: 2-Dec-2024
https://dl.acm.org/doi/10.1145/3658644.3691378
Ibnat ZRahman MRahman MKamali HTehranipoor MFarahmandi F(2023)ActiWate: Adaptive and Design-agnostic Active Watermarking for IP Ownership in Modern SoCs2023 60th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC56929.2023.10247688(1-6)Online publication date: 9-Jul-2023
https://doi.org/10.1109/DAC56929.2023.10247688

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten