invited-talk

On Advancing Physical Design Using Graph Neural Networks

Authors:

Sung Kyu LimAuthors Info & Claims

ICCAD '22: Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design

Article No.: 2, Pages 1 - 7

https://doi.org/10.1145/3508352.3561094

Published: 22 December 2022 Publication History

Abstract

As modern Physical Design (PD) algorithms and methodologies evolve into the post-Moore era with the aid of machine learning, Graph Neural Networks (GNNs) are becoming increasingly ubiquitous given that netlists are essentially graphs. Recently, their ability to perform effective graph learning has provided significant insights to understand the underlying dynamics during netlist-to-layout transformations. GNNs follow a message-passing scheme, where the goal is to construct meaningful representations either at the entire graph or node-level by recursively aggregating and transforming the initial features. In the realm of PD, the GNN-learned representations have been leveraged to solve the tasks such as cell clustering, quality-of-result prediction, activity simulation, etc., which often overcome the limitations of traditional PD algorithms. In this work, we first revisit recent advancements that GNNs have made in PD. Second, we discuss how GNNs serve as the backbone of novel PD flows. Finally, we present our thoughts on ongoing and future PD challenges that GNNs can tackle and succeed.

References

[1]

A. Agnesina, K. Chang, and S. K. Lim. Vlsi placement parameter optimization using deep reinforcement learning. In Proceedings of the 39th International Conference on Computer-Aided Design, pages 1--9, 2020.

Digital Library

[2]

D. Chen, Y. Lin, W. Li, P. Li, J. Zhou, and X. Sun. Measuring and relieving the over-smoothing problem for graph neural networks from the topological view. In Proceedings of the AAAI Conference on Artificial Intelligence, volume 34, pages 3438--3445, 2020.

[3]

Z. Guo, M. Liu, J. Gu, S. Zhang, D. Z. Pan, and Y. Lin. A timing engine inspired graph neural network model for pre-routing slack prediction. In Proceedings of the 59th Annual Design Automation Conference 2022. ACM, 2022.

Digital Library

[4]

G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar. Multilevel hypergraph partitioning: Applications in vlsi domain. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 7(1):69--79, 1999.

Digital Library

[5]

Q. Li, Z. Han, and X.-M. Wu. Deeper insights into graph convolutional networks for semi-supervised learning. In Thirty-Second AAAI conference on artificial intelligence, 2018.

[6]

H. Liao, W. Zhang, X. Dong, B. Poczos, K. Shimada, and L. Burak Kara. A deep reinforcement learning approach for global routing. Journal of Mechanical Design, 142(6), 2020.

[7]

S. Lloyd. Least squares quantization in pcm. IEEE transactions on information theory, 28(2):129--137, 1982.

Digital Library

[8]

Y.-C. Lu, W.-T. Chan, V. Khandelwal, and S. K. Lim. Driving early physical synthesis exploration through end-of-flow total power prediction. In Proceedings of the 2022 ACM/IEEE Workshop on Machine Learning for CAD, 2022.

Digital Library

[9]

Y.-C. Lu, S. Nath, V. Khandelwal, and S. K. Lim. Doomed run prediction in physical design by exploiting sequential flow and graph learning. In 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), pages 1--9. IEEE, 2021.

Digital Library

[10]

Y.-C. Lu, S. Nath, V. Khandelwal, and S. K. Lim. Rl-sizer: Vlsi gate sizing for timing optimization using deep reinforcement learning. In 2021 58th ACM/IEEE Design Automation Conference (DAC), pages 733--738. IEEE, 2021.

Digital Library

[11]

Y.-C. Lu, S. Nath, S. S. K. Pentapati, and S. K. Lim. A fast learning-driven signoff power optimization framework. In 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD), pages 1--9. IEEE, 2020.

Digital Library

[12]

Y.-C. Lu, S. Pentapati, and S. K. Lim. The law of attraction: Affinity-aware placement optimization using graph neural networks. In Proceedings of the 2021 International Symposium on Physical Design, pages 7--14, 2021.

Digital Library

[13]

Y.-C. Lu, S. S. K. Pentapati, L. Zhu, K. Samadi, and S. K. Lim. Tp-gnn: A graph neural network framework for tier partitioning in monolithic 3d ics. In 2020 57th ACM/IEEE Design Automation Conference (DAC), pages 1--6. IEEE, 2020.

[14]

Y.-C. Lu, T. Yang, S. K. Lim, and H. Ren. Placement optimization via ppa-directed graph clustering. In Proceedings of the 2022 ACM/IEEE Workshop on Machine Learning for CAD, 2022.

Digital Library

[15]

U. Mallappa and C.-K. Cheng. Gra-lpo: Graph convolution based leakage power optimization. In 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC), pages 697--702. IEEE, 2021.

[16]

A. Mirhoseini, A. Goldie, M. Yazgan, J. W.Jiang, E. Songhori, S. Wang, Y.-J. Lee, E. Johnson, O. Pathak, A. Nazi, et al. A graph placement methodology for fast chip design. Nature, 594(7862):207--212, 2021.

[17]

G. Pasandi, S. Nazarian, and M. Pedram. Approximate logic synthesis: A reinforcement learning-based technology mapping approach. In 20th International Symposium on Quality Electronic Design (ISQED), pages 26--32. IEEE, 2019.

[18]

L. Van der Maaten and G. Hinton. Visualizing data using t-sne. Journal of machine learning research, 9(11), 2008.

[19]

H. Wang, K. Wang, J. Yang, N. Sun, H. Lee, and S. Han. Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning. In ACM/IEEE 57th Design Automation Conference (DAC), pages 1--6. IEEE, 2020.

[20]

Z. Xie, R. Liang, X. Xu, J. Hu, Y. Duan, and Y. Chen. Net 2: A graph attention network method customized for pre-placement net length estimation. In 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC), pages 671--677. IEEE, 2021.

Digital Library

[21]

Y. Zhang, H. Ren, and B. Khailany. Grannite: Graph neural network inference for transferable power estimation. In 2020 57th ACM/IEEE Design Automation Conference (DAC), pages 1--6. IEEE, 2020.

Cited By

Guan WTang XLu HTan JWang JZhang YZhang Y(2025)LSTM-Characterized Approach for Chip Floorplanning: Leveraging HyperGCN and DRQNIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.343601344:2(709-722)Online publication date: 1-Feb-2025
https://dl.acm.org/doi/10.1109/TCAD.2024.3436013
Zhang RRajarathnam RPan DKoushanfar FAmrouch HHu JGarg SLin Y(2024)Automated Physical Design Watermarking Leveraging Graph Neural NetworksProceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD10.1145/3670474.3685951(1-10)Online publication date: 9-Sep-2024
https://dl.acm.org/doi/10.1145/3670474.3685951
Lu YRen HHsiao HLim S(2024)GAN-Place: Advancing Open Source Placers to Commercial-quality Using Generative Adversarial Networks and Transfer LearningACM Transactions on Design Automation of Electronic Systems10.1145/363646129:2(1-17)Online publication date: 14-Feb-2024
https://dl.acm.org/doi/10.1145/3636461
Show More Cited By

Index Terms

On Advancing Physical Design Using Graph Neural Networks

Index terms have been assigned to the content through auto-classification.

Recommendations

Physical time series prediction using Recurrent Pi-Sigma Neural Networks

This paper presents a new type of recurrent neural network, called the Recurrent Pi-Sigma Neural Network (RPSN) and its application to physical time series prediction. The network is constructed of two layers, the sigma and the pi unit layers. The ...
Channel equalization using neural networks: a review

Equalization refers to any signal processing technique used at the receiver to combat intersymbol interference in dispersive channels. This paper reviews the applications of artificial neural networks (ANNs) in modeling nonlinear phenomenon of channel ...
Refining pid controllers using neural networks

The KBANN (Knowledge-Based Artificial Neural Networks) approach uses neural networks to refine knowledge that can be written in the form of simple propositional rules. We extend this idea further by presenting the MANNCON (Multivariable Artificial ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '22: Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design

October 2022

1467 pages

ISBN:9781450392174

DOI:10.1145/3508352

Conference Chair:
Tulika Mitra
National University of Singapore
,
Program Chairs:
Evangeline Young
The Chinese University of Hong Kong
,
Jinjun Xiong
University at Buffalo (UB)

Copyright © 2022 Owner/Author.

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

In-Cooperation

IEEE-EDS: Electronic Devices Society
IEEE CAS
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 December 2022

Check for updates

Qualifiers

Invited-talk

Conference

ICCAD '22

Sponsor:

SIGDA

ICCAD '22: IEEE/ACM International Conference on Computer-Aided Design

October 30 - November 3, 2022

California, San Diego

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
453
Total Downloads

Downloads (Last 12 months)116
Downloads (Last 6 weeks)5

Reflects downloads up to 28 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Guan WTang XLu HTan JWang JZhang YZhang Y(2025)LSTM-Characterized Approach for Chip Floorplanning: Leveraging HyperGCN and DRQNIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.343601344:2(709-722)Online publication date: 1-Feb-2025
https://dl.acm.org/doi/10.1109/TCAD.2024.3436013
Zhang RRajarathnam RPan DKoushanfar FAmrouch HHu JGarg SLin Y(2024)Automated Physical Design Watermarking Leveraging Graph Neural NetworksProceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD10.1145/3670474.3685951(1-10)Online publication date: 9-Sep-2024
https://dl.acm.org/doi/10.1145/3670474.3685951
Lu YRen HHsiao HLim S(2024)GAN-Place: Advancing Open Source Placers to Commercial-quality Using Generative Adversarial Networks and Transfer LearningACM Transactions on Design Automation of Electronic Systems10.1145/363646129:2(1-17)Online publication date: 14-Feb-2024
https://dl.acm.org/doi/10.1145/3636461
Zhang RRajarathnam RPan DKoushanfar F(2024)Automated Physical Design Watermarking Leveraging Graph Neural Networks2024 ACM/IEEE 6th Symposium on Machine Learning for CAD (MLCAD)10.1109/MLCAD62225.2024.10740234(1-10)Online publication date: 9-Sep-2024
https://doi.org/10.1109/MLCAD62225.2024.10740234
Hu YLi JKlemme FNam GMa TAmrouch HXiong JOh ANaumann TGloberson ASaenko KHardt MLevine S(2023)SyncTREEProceedings of the 37th International Conference on Neural Information Processing Systems10.5555/3666122.3667057(21415-21428)Online publication date: 10-Dec-2023
https://dl.acm.org/doi/10.5555/3666122.3667057
Lu YChan WGuo DKundu SKhandelwal VLim S(2023)RL-CCD: Concurrent Clock and Data Optimization using Attention-Based Self-Supervised Reinforcement Learning2023 60th ACM/IEEE Design Automation Conference (DAC)10.1109/DAC56929.2023.10248008(1-6)Online publication date: 9-Jul-2023
https://doi.org/10.1109/DAC56929.2023.10248008

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten