skip to main content
10.1145/3508352.3561103acmconferencesArticle/Chapter ViewAbstractPublication PagesiccadConference Proceedingsconference-collections
invited-talk

Hardware IP Protection against Confidentiality Attacks and Evolving Role of CAD Tool

Published: 22 December 2022 Publication History

Abstract

With growing use of hardware intellectual property (IP) based integrated circuits (IC) design and increasing reliance on a globalized supply chain, the threats to confidentiality of hardware IPs have emerged as major security concerns to the IP producers and owners. These threats are diverse, including reverse engineering (RE), piracy, cloning, and extraction of design secrets, and span different phases of electronics life cycle. The academic research community and the semiconductor industry have made significant efforts over the past decade on developing effective methodologies and CAD tools targeted to protect hardware IPs against these threats. These solutions include watermarking, logic locking, obfuscation, camouflaging, split manufacturing, and hardware redaction. This paper focuses on key topics on confidentiality of hardware IPs encompassing the major threats, protection approaches, security analysis, and metrics. It discusses the strengths and limitations of the major solutions in protecting hardware IPs against the confidentiality attacks, and future directions to address the limitations in the modern supply chain ecosystem.

References

[1]
N. Dorairaj D. Kehlet A. Dasgupta, M.M. Rahman and S. Bhunia. 2022. RIPPER: Securing Hardware IP through Fine Grained Reduction of Boolean Functions. Annual Government Microcircuit Applications Critical Technology (GOMACTech).
[2]
A. Alaql and S. Bhunia. 2021. SARO: Scalable Attack-Resistant Logic Locking. IEEE TIFS 16 (2021).
[3]
B. Barrett. 2021. The T-Mobile Data Breach Is One You Can't Ignore. WIRED.
[4]
A. Basak, S. Bhunia, T. E. Tkacik, and S. Ray. 2017. Security Assurance for System-on-Chip Designs With Untrusted IPs. IEEE TIFS.
[5]
S. Bhunia, M.S. Hsiao, M. Banga, and S. Narasimhan. 2015. Hardware Trojan attacks: Threat analysis and countermeasures. Proc. IEEE 102, 8 (2015), 1229--1247.
[6]
P. Chakraborty, J. Cruz, and S. Bhunia. 2018. SAIL: Machine Learning Guided Structural Analysis Attack on Hardware Obfuscation. Asian Hardware Oriented Security and Trust Symposium (AsianHOST).
[7]
R. Chakraborty and S. Bhunia. 2009. HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection. IEEE TCAD 28, 10 (2009).
[8]
R. S. Chakraborty and S. Bhunia. 2010. RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation. Intl. Conf. on VLSI Design.
[9]
et. al D. Sisejkovic. 2021. Challenging the security of logic locking schemes in the era of deep learning: A neuroevolutionary approach. ACM JETC.
[10]
A. B. Kahng et al. 1998. Watermarking techniques for intellectual property protection. Design Automation Conference (DAC).
[11]
D. DiMase et al. 2021. Zero Trust for Hardware Supply Chains: Challenges in Application of Zero Trust Principles to Hardware. NDIA White Paper.
[12]
M. E. Massad et al. 2017. Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism. arXiv:1703.10187.
[13]
M. Yasin et. al. 2017. Provably-Secure Logic Locking: From Theory To Practice. ACM Conference on Computer & Communications Security (2017), 1601--1618.
[14]
P. Mohan et al. 2021. Hardware Redaction via Designer-Directed Fine-Grained eFPGA Insertion. Design Automation and Test in Europe Conference (DATE).
[15]
IP Encryption Working Group. 2015. IEEE 1735-2014: IEEE Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP). https://standards.ieee.org/ieee/1735/4358/.
[16]
Z. Han, M. Yasin, and J.V. Rajendran. 2021. Does logic locking work with EDA tools? USENIX Security Symposium (2021), 1055--1072.
[17]
F. Koushanfar. 2021. Provably Secure Sequential Obfuscation for IC Metering and Piracy Avoidance. IEEE Design Test 38, 3 (2021), 51--57.
[18]
I. Kuon and J. Rose. 2006. Measuring the Gap between FPGAs and ASICs. FPGA.
[19]
M. Li, K. Shamsi, T. Meade, Z. Zhao, B. Yu, Y. Jin, and D.Z. Pan. 2016. Provably Secure Camouflaging Strategy for IC Protection. IEEE/ACM International Conference on Computer-Aided Design (2016), 28:1--28:8.
[20]
N. Limaye, S. Patnaik, and O. Sinanoglu. 2021. Fa-SAT: Fault-aided SAT-based attack on compound logic locking techniques. DATE.
[21]
J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri. 2012. Security Analysis of Logic Obfuscation. IEEE/ACM Design Automation Conference (2012), 83--89.
[22]
J. A. Roy, F. Koushanfar, and I. L. Markov. 2008. EPIC: Ending Piracy of Integrated Circuits. DATE (2008), 1069--1074.
[23]
K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Pan, and Y. Jin. 2017. AppSAT: Approximately deobfuscating integrated circuits. IEEE HOST.
[24]
Y. Shen and H. Zhou. 2017. Double dip: Re-evaluating security of logic encryption algorithms. Great Lakes Symposium on VLSI.
[25]
P. Subramanyan, S. Ray, and S. Malik. 2015. Evaluating the security of logic encryption algorithms. Hardware Oriented Security and Trust (HOST).
[26]
Y. Xie and A. Srivastava. 2019. Anti-SAT: Mitigating SAT Attack on Logic Locking. IEEE/ACM TCAD 38, 2 (2019), 199--207.
[27]
M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran. 2016. Security Analysis of Anti-SAT. Asia and South Pacific Design Automation Conference (2016).
[28]
M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran. 2017. Security analysis of Anti-SAT. Asia and South Pacific Design Automation Conference (ASP-DAC).
[29]
Y. Zhang, P. Cui, Z. Zhou, and U. Guin. 2019. TGA: An oracle-less and topology-guided attack on logic locking. ACM ASHES Workshop.
[30]
M. Zuzak, Y. Liu, I. McDaniel, and A. Srivastava. 2022. A Combined Logical and Physical Attack on Logic Obfuscation. ICCAD.
[31]
M. Zuzak, A. Mondal, and A. Srivastava. 2021. Evaluating the Security of Logic-Locked Probabilistic Circuits. IEEE TCAD.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ICCAD '22: Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design
October 2022
1467 pages
ISBN:9781450392174
DOI:10.1145/3508352
Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Sponsors

In-Cooperation

  • IEEE-EDS: Electronic Devices Society
  • IEEE CAS
  • IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 22 December 2022

Check for updates

Author Tags

  1. CAD tool
  2. IP protection
  3. confidentiality
  4. extraction of design secrets
  5. logic locking
  6. metrics
  7. obfuscation
  8. piracy
  9. reverse engineering
  10. security analysis
  11. semiconductor supply chain

Qualifiers

  • Invited-talk

Conference

ICCAD '22
Sponsor:
ICCAD '22: IEEE/ACM International Conference on Computer-Aided Design
October 30 - November 3, 2022
California, San Diego

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 150
    Total Downloads
  • Downloads (Last 12 months)40
  • Downloads (Last 6 weeks)1
Reflects downloads up to 14 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media