skip to main content
10.1145/3510450.3517299acmconferencesArticle/Chapter ViewAbstractPublication PagesmhvConference Proceedingsconference-collections
short-paper

Multi-buffer AVX-512 accelerated parallelization of CBCS common encryption mode

Published: 17 March 2022 Publication History

Abstract

The Intel Multi-Buffer Crypto for IPsec Library provides highly optimized software implementations of the core cryptographic processing for TLS, Wireless (RAN), Cable and MPEG DRM. The library offers industry-leading performance on a range of Intel(R) Processors by utilizing the latest CPU instructions up to AVX512 and various software optimization techniques to maximize Intel CPU utilization.
The MPEG Common Encryption called MPEG-CENC is an encryption format for base Media files. This encryption format is seeing wide usage today to protect media content, with its capability to reduce overhead in encrypting large amounts of data while providing copyright protection. MPEG-CENC uses CBCS which is based on AES in CBC (Cipher block chaining) mode. Due to CBCS inherent nature of having encryption dependency between blocks it does not lend well to the SIMD (Single Instruction Multiple Data) instructions on CPU, and the serial implementation limits performance on cores. This is where multi buffer can be used to speed-up CBCS, which uses SIMD instructions and heavily leverages AES-NI extensions to parallelize data processing for CBCS and improve performance of CENC.
In this paper we will discuss Intel's latest Xeon® processors (codenamed Ice Lake) Sunny Cove core which brings improved vector AES performance giving 2x throughput compared to previous generation cores and the new AVX - 512V AES extension which enables AES operations to be performed on a full 64-byte ZMM registers (up to 4 AES blocks) with a single instruction.
Additionally, we will walk-through the Intel Multi-Buffer Crypto for IPsec Library's CENC cbcs implementation which leverages these new features and enhancements to dramatically improve crypto performance compared to previous generation Intel® processors and hence significantly reduces the crypto overhead in multimedia packager stacks such as GPAC when doing MPEG DRM encryption and decryption by up to 10x versus the default implementation (using openssl).

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
MHV '22: Proceedings of the 1st Mile-High Video Conference
March 2022
150 pages
ISBN:9781450392228
DOI:10.1145/3510450
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 17 March 2022

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. AVX-512
  2. CBCS
  3. DRM
  4. encryption

Qualifiers

  • Short-paper

Conference

MHV '22
Sponsor:
MHV '22: Mile-High Video Conference
March 1 - 3, 2022
Colorado, Denver

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 71
    Total Downloads
  • Downloads (Last 12 months)2
  • Downloads (Last 6 weeks)0
Reflects downloads up to 22 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media