N. Nalla Anandakumar
Skip Abstract Section
Abstract
This article presents a thorough analysis of two distinct Physically Unclonable Functions (PUF), namely RO-PUF (Ring oscillator-based PUF) and RS-LPUF (RS Latch-based PUF), prototyped on FPGA. It is shown that the implemented PUFs possess significantly enhanced performance when compared to the state of the art. It is also identified that the enhancements are achieved through the incorporation of Programmable Delay Lines of FPGA Lookup Tables, the Temporal Majority Voting (TMV) scheme, and placed macro techniques for routing and placements of PUF units. The prototypes developed on Xilinx Artix-7 FPGAs are used for validation over the rated temperature range of 0-85°C with ±5% variation in the supply voltage. The proposed schemes when evaluated experimentally also achieve good uniformity, bit-aliasing, uniqueness, and reliability. Finally, it is shown that the proposed designs outperform the existing conventional PUFs in the area and speed tradeoff.
- [1] . 2016. Recycled FPGA detection using exhaustive LUT path delay characterization. In 2016 IEEE International Test Conference (ITC’16). IEEE, 1–10.Google Scholar
Cross Ref
- [2] . 2018. Reconfigurable hardware architecture for authenticated key agreement protocol over binary edwards curve. ACM Transactions on Reconfigurable Technology and Systems 11, 2, Article
12 (Nov. 2018), 19 pages.Google ScholarDigital Library
- [3] . 2017. Compact implementations of FPGA-based PUFs with enhanced performance. In 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID’17). IEEE, 161–166.Google ScholarCross Ref
- [4] . 2020. Efficient and lightweight FPGA-based hybrid PUFs with improved performance. Microprocessors and Microsystems 77 (2020), 103180.Google ScholarCross Ref
- [5] . 2022. Field programmable gate array based elliptic curve Menezes-Qu-Vanstone key agreement protocol realization using physical unclonable function and true random number generator primitives. IET Circuits, Devices & Systems 16 (2022), 1–17.Google ScholarCross Ref
- [6] . 2021. FPGA-based physical unclonable functions: A comprehensive overview of theory and architectures. Integration 81 (2021), 175–194.Google ScholarDigital Library
- [7] . 2018. Improving performance of FPGA-based SR-latch PUF using transient effect ring oscillator and programmable delay lines. Integration 62 (2018), 371–381.Google ScholarDigital Library
- [8] . 2009. Memory leakage-resilient encryption based on physically unclonable functions. In Advances in Cryptology (ASIACRYPT’09). 685–702.Google Scholar
- [9] 2014. Active and passive side-channel attacks on delay based PUF designs. IACR Cryptology ePrint Archive 2014 (2014), 287.Google Scholar
- [10] . 2019. Novel randomized biased placement for FPGA based robust random number generator with enhanced uniqueness. In IEEE 32nd International Conference on VLSI Design (VLSID’19). 353–358.Google ScholarCross Ref
- [11] . 2018. Delay model and machine learning exploration of a hardware-embedded delay PUF. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST’18). 153–158.Google Scholar
- [12] . 2017. Analysis of a novel stage configurable ROPUF design. In 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS’17). IEEE, 942–945.Google Scholar
- [13] . 2017. Aging resilient RO PUF with increased reliability in FPGA. In 2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig’17). 1–7.Google ScholarCross Ref
- [14] . 2020. Programmable ring oscillator PUF based on switch matrix. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS’20). 1–4.Google Scholar
- [15] . 2018. Ultra-lightweight and reconfigurable tristate inverter based physical unclonable function design. IEEE Access 6 (2018), 28478–28487.Google ScholarCross Ref
- [16] . 2016. Low-cost configurable ring oscillator PUF with improved uniqueness. In 2016 IEEE International Symposium on Circuits and Systems (ISCAS’16). 558–561.Google Scholar
- [17] . 2015. A survey on lightweight entity authentication with strong PUFs. ACM Computing Surveys 48, 2, Article
26 (Oct. 2015), 42 pages.Google ScholarDigital Library - [18] 2010. Sp 800-22 rev. 1a. a statistical test suite for random and pseudorandom number generators for cryptographic applications. National Institute of Standards & Technology.Google Scholar
- [19] 2011. Scikit-Learn: Machine learning in python. Journal of Machine Learning Research 12 (
Nov. 2011), 2825–2830.Google Scholar - [20] 2021. Eternal-Thing: A secure aging-aware solar-energy harvester thing for sustainable IoT. IEEE Transactions on Sustainable Computing 6, 2 (2021), 320–333.Google ScholarCross Ref
- [21] 2016. On the Architectural Analysis of Arbiter Delay PUF Variants. Cryptology ePrint Archive, Report 2016/057.Google Scholar
- [22] . 2008. LFSR counters: LFSR reaches all possible states. https://www.fpga4fun.com/Counters3.html.Google Scholar
- [23] . 2015. Altera Partners with Intrinsic-ID to Develop World’s Most Secure High-End FPGA. https://newsroom.intel.com/news-releases/altera-partners-intrinsic-id-develop-worlds-secure-high-end-fpga.Google Scholar
- [24] . 2017. Having no mathematical model may not secure PUFs. Journal of Cryptographic Engineering 7, 2 (
June 2017), 113–128.Google ScholarCross Ref - [25] . 2015. Aging effects on ring-oscillator-based physical unclonable functions on FPGAs. In 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig’15). IEEE, 1–6.Google ScholarCross Ref
- [26] . 2018. Design, analysis and application of embedded resistive RAM based strong arbiter PUF. IEEE Transactions on Dependable and Secure Computing 17, 6 (2018), 1232–1242.
DOI: Google ScholarCross Ref - [27] . 2021. A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs. Journal of Cryptographic Engineering 11, 3 (2021), 227–238.Google ScholarCross Ref
- [28] . 2017. Improved reliability of FPGA-based PUF identification generator design. ACM Transactions on Reconfigurable Technology and Systems 10, 3, Article
20 (2017), 23 pages.Google ScholarDigital Library - [29] . 2019. A theoretical model to link uniqueness and min-entropy for PUF evaluations. IEEE Transactions on Computers 68, 2 (2019), 287–293.Google ScholarDigital Library
- [30] . 2007. FPGA intrinsic PUFs and their use for IP protection. In Cryptographic Hardware and Embedded Systems (CHES’07), Vol. 4727. Springer, 63–80.Google Scholar
- [31] . 2018. Secure and reliable key agreement with physical unclonable functions. Entropy 20, 5 (2018), 340.Google ScholarCross Ref
- [32] . 2015. Efficient SR-latch PUF. In Proceedings of the Applied Reconfigurable Computing - 11th International Symposium (ARC’15), Vol. 9040. Springer, 205–216.Google ScholarCross Ref
- [33] . 2006. The CMA Evolution Strategy: A Comparing Review. Springer, Berlin, 75–102. https://github.com/CMA-ES/pycma.Google Scholar
- [34] . 2019. In-depth analysis and enhancements of RO-PUFs with a partial reconfiguration framework on xilinx Zynq-7000 SoC FPGAs. In 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST’19). IEEE, 238–247.Google Scholar
- [35] . 2010. Quantitative and statistical performance evaluation of arbiter physical unclonable functions on FPGAs. In International Conference on Reconfigurable Computing and FPGAs. 298–303.Google ScholarDigital Library
- [36] . 2008. Extended abstract: The butterfly PUF protecting IP on every FPGA. In IEEE International Workshop on Hardware-Oriented Security and Trust. IEEE, 67–70.Google Scholar
- [37] . 2019. XOR-based low-cost reconfigurable PUFs for IoT security. ACM Transactions on Embedded Computing Systems 18, 3, Article
25 (April 2019), 21 pages.Google ScholarDigital Library - [38] . CHES 2012. PUFKY: A Fully Functional PUF-Based Cryptographic Key Generator. Springer, Berlin, 302–319.Google Scholar
- [39] . 2011. A systematic method to evaluate and compare the performance of physical unclonable functions. IACR Cryptology ePrint Archive (2011). http://eprint.iacr.org/2011/657.Google Scholar
- [40] . 2011. Improved ring oscillator PUF: An FPGA-friendly secure primitive. Journal of Cryptology 24 (2011), 375–397.Google ScholarDigital Library
- [41] . 2014. The impact of aging on a physical unclonable function. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, 9 (
Sept. 2014), 1854–1864.Google ScholarCross Ref - [42] . 2010. FPGA PUF using programmable delay lines. In IEEE International Workshop on Information Forensics and Security (WIFS’10). IEEE, 1–6.Google Scholar
- [43] . 2011. FPGA-based true random number generation using circuit metastability with adaptive feedback control. In Cryptographic Hardware and Embedded Systems (CHES’11), Vol. 6917. Springer, 17–32.Google Scholar
- [44] . 2018. Implementation and characterization of a physical unclonable function for IoT: A case study with the TERO-PUF. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 1 (
Jan. 2018), 97–109.Google ScholarCross Ref - [45] . 2014. 16.2 A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS. In IEEE International Solid-State Circuits Conference (ISSCC’14). IEEE, 278–279.Google ScholarCross Ref
- [46] . 2013. Localized electromagnetic analysis of RO PUFs. In IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’13). IEEE, 19–24.Google Scholar
- [47] . 2017. A comprehensive study of security of internet-of-things. IEEE Transactions on Emerging Topics in Computing 5, 4 (
Oct. 2017), 586–602.Google ScholarCross Ref - [48] . 2015. SCA resistance analysis on FPGA implementations of sponge based MAC PHOTON. In Innovative Security Solutions for Information Technology and Communications. Springer, Cham, 69–86.Google Scholar
- [49] . 2016. Xilinx to Add PUF Security to Zynq Devices. https://www.eenewseurope.com/news/xilinx-add-puf-security-zynq-devices-0.Google Scholar
- [50] . 2010. Modeling attacks on physical unclonable functions. In Proceedings of the 17th ACM Conference on Computer and Communications Security (CCS’10). ACM, 237–249.Google ScholarDigital Library
- [51] . 2015. Remanence decay side-channel: The PUF case. IEEE Transactions on Information Forensics and Security 11, 6 (2015), 1106–1116.Google Scholar
- [52] . 2015. Towards ideal arbiter PUF design on xilinx FPGA: A practitioner’s perspective. In Euromicro Conference on Digital System Design. IEEE, 559–562.Google ScholarDigital Library
- [53] . 2016. Analysis and evaluation of PUF-based SoC designs for security applications. IEEE Transactions on Industrial Electronics 63, 9 (
Sept. 2016), 5699–5708.Google ScholarCross Ref - [54] . 2007. Physical unclonable functions for device authentication and secret key generation. In Proceedings of the 44th Design Automation Conference (DAC’07). IEEE, 9–14.Google Scholar
- [55] . 2021. Self-secured PUF: Protecting the Loop PUF by masking. In Constructive Side-Channel Analysis and Secure Design. 293–314.Google Scholar
- [56] . 2018. Recommendation for the entropy sources used for random bit generation. NIST Special Publication 800, 90B (2018). https://www.nist.gov/publications/recommendation-entropy-sources-used-random-bit-generation.Google Scholar
- [57] . 2019. Efficient PUF-based key generation in FPGAs using per-device configuration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27, 2 (
Feb. 2019), 364–375.Google ScholarCross Ref - [58] . 2010. Hardware intrinsic security from D Flip-flops. In Proceedings of the 5th ACM Workshop on Scalable Trusted Computing. ACM, 53–62.Google ScholarDigital Library
- [59] . 2020. Transformer PUF : A highly flexible configurable RO PUF based on FPGA. In 2020 IEEE Workshop on Signal Processing Systems (SiPS’20). IEEE, 1–6.Google Scholar
- [60] . 2017. A fair and comprehensive large-scale analysis of oscillation-based PUFs for FPGAs. In 27th International Conference on Field Programmable Logic and Applications (FPL’17). IEEE, 1–7.Google ScholarCross Ref
- [61] . 2017. Why attackers lose: Design and security analysis of arbitrarily large XOR arbiter PUFs. In PROOFS@CHES 2017 (EPiC Series in Computing), Vol. 49. Springer, 68–83.Google Scholar
- [62] 2013. Xilinx 7 Series FPGA and Zynq-7000 All Programmable SoC Libraries Guide for HDL Designs. https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/7series_hdl.pdf.Google Scholar
- [63] . 2018. Vivado Design Suite User Guide Using Constraints. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug903-vivado-using-constraints.pdf.Google Scholar
- [64] . 2015. Security evaluation and enhancement of bistable ring PUFs. In Radio Frequency Identification. Springer, 3–16.Google Scholar
- [65] . 2013. Variety enhancement of PUF responses using the locations of random outputting RS latches. Journal of Cryptographic Engineering 3, 4 (
Nov. 2013), 197–211.Google ScholarCross Ref - [66] . 2017. Phase calibrated ring oscillator PUF design and implementation on FPGAs. In 27th International Conference on Field Programmable Logic and Applications (FPL’17). IEEE, 1–8.Google ScholarCross Ref
- [67] . 2017. CDTA: A comprehensive solution for counterfeit detection, traceability, and authentication in the IoT supply chain. ACM Transactions on Design Automation and Electronic Systems 22, 3, Article
42 (April 2017), 31 pages.Google ScholarDigital Library - [68] . 2010. LISA: Maximizing RO PUF’s secret extraction. In 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’10). IEEE, 100–105.Google Scholar
- [69] . 2021. Set-based obfuscation for strong PUFs against machine learning attacks. IEEE Transactions on Circuits and Systems I: Regular Papers 68, 1 (2021), 288–300.
DOI: Google ScholarCross Ref - [70] . 2018. Frequency offset-based ring oscillator physical unclonable function. IEEE Transactions on Multi-Scale Computing Systems 4 (2018), 711–721.Google ScholarCross Ref
- [71] . 2016. Techniques for design and implementation of an FPGA-specific physical unclonable function. Journal of Computer Sciences and Technology 31, 1 (2016), 124–136.Google ScholarCross Ref
- [72] . 2017. Secure and reliable XOR arbiter PUF design: An experimental study based on 1 trillion challenge response pair measurements. In 2017 54th ACM/IEEE Design Automation Conference (DAC’17). 1–6.Google ScholarDigital Library
Index Terms
- Design and Analysis of FPGA-based PUFs with Enhanced Performance for Hardware-oriented Security
Recommendations
XOR-Based Low-Cost Reconfigurable PUFs for IoT Security
Special Issue on Cryptographic Engineering for IoT: Security Foundations, Lightweight Solutions, and Attacks and Regular PapersWith the rapid development of the Internet of Things (IoT), security has attracted considerable interest. Conventional security solutions that have been proposed for the Internet based on classical cryptography cannot be applied to IoT nodes as they are ...
Evaluation of delay PUFs on CMOS 65 nm technology: ASIC vs FPGA
HASP '13: Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and PrivacyThis paper presents a comparative study of delay Physically Unclonable Functions (PUFs) designed in CMOS-65nm technology platforms: ASIC and FPGA (Xilinx Virtex-5). The performances are analyzed for two types of silicon PUFs, namely the arbiter and the ...
Efficient and Lightweight FPGA-based Hybrid PUFs with Improved Performance
AbstractIn recent years, Physically Unclonable Functions (PUFs) have emerged as a promising technique for hardware based security primitives because of its inherent uniqueness and low cost. In this paper, we present an area efficient hybrid ...
Comments