skip to main content
10.1145/3531437.3539727acmconferencesArticle/Chapter ViewAbstractPublication PagesislpedConference Proceedingsconference-collections
poster
Public Access

Energy Efficient Cache Design with Piezoelectric FETs

Published: 01 August 2022 Publication History

Abstract

Piezoelectric FETs (PeFETs) are a promising class of ferroelectric devices that use the piezoelectric effect to modulate strain in the channel. They present several desirable properties for on-chip memory, such as non-volatility, high-density, and low-power write capability. In this work, we present the first effort to design and evaluate cache architectures using PeFETs.
Two key goals in cache design are to maximize capacity and minimize latency. Accordingly, we consider two different variants of PeFET bit-cells - a high-density variant (HD-PeFET) that does not use a separate access transistor, and a high-performance 1T-1PeFET variant (HP-PeFET) that sacrifices density for lower access latency. We note that at the application level, there exists significant heterogeneity in the sensitivity of applications to cache capacity and latency. To enable a better tradeoff between these conflicting design goals, we propose a hybrid PeFET cache comprising of both HP-PeFET and HD-PeFET regions at the granularity of cache ways. We make the key observation that frequently reused blocks residing in the HD-PeFET region are detrimental to overall cache performance due to the higher access latency. Hence, we also propose a cache management policy to identify and migrate these blocks from the HD-PeFET region to the HP-PeFET region at runtime. We develop models of HD-PeFET and HP-PeFET caches using the CACTI framework and evaluate their benefits across a suite of PARSEC and SPLASH-2X benchmarks. We demonstrate 1.11x and 4.55x average improvements in performance and energy, respectively, using the proposed hybrid PeFET last-level cache against a baseline with traditional SRAM cache at iso-area.

References

[1]
Junwhan Ahn et al. 2016. Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture. IEEE Trans. Comput. (2016).
[2]
Dmytro Apalkov et al. 2013. Spin-Transfer Torque Magnetic Random Access Memory (STT-MRAM). J. Emerg. Technol. Comput. Syst.(2013).
[3]
Christian Bienia. 2011. Benchmarking Modern Multiprocessors. Ph.D. Dissertation. Princeton University.
[4]
N Binkert et al. 2011. The Gem5 Simulator. SIGARCH Comput. Archit. News(2011).
[5]
M.T. Bohr et al. 2017. CMOS Scaling Trends and Beyond. IEEE Micro (2017).
[6]
S Das. 2016. Two Dimensional Electrostrictive Field Effect Transistor: A sub-60mV/decade Steep Slope Device with High ON current. Sci Rep (2016).
[7]
Xuanyao Fong et al. 2016. Spin-Transfer Torque Memories: Devices, Circuits, and Systems. Proc. IEEE (2016). https://doi.org/10.1109/JPROC.2016.2521712
[8]
Amin Jadidi et al. 2011. High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement. In Proc. ISLPED.
[9]
Matthew Jerry et al. 2018. A ferroelectric field effect transistor based synaptic weight cell. Journal of Physics D: Applied Physics(2018).
[10]
Ashish Ranjan et al. 2015. DyReCTape: A dynamically reconfigurable cache using domain wall memory tapes. In Proc. DATE.
[11]
Ashish Ranjan et al. 2017. STAxCache: An approximate, energy efficient STT-MRAM cache. In Proc. DATE.
[12]
Guangyu Sun et al. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proc. HPCA.
[13]
Niharika Thakuria et al. 2022. Piezoelectric Strain FET (PeFET) based Non-Volatile Memories. https://doi.org/10.48550/ARXIV.2203.00064
[14]
Scott E. Thompson and Srivatsan Parthasarathy. 2006. Moore’s law: the future of Si microelectronics. Materials Today (2006).
[15]
Shyamkumar Thoziyoor et al. 2008. CACTI 5.1. Technical Report. HP Labs.
[16]
Zhe Wang et al. 2014. Adaptive placement and migration policy for an STT-RAM-based hybrid cache. In Proc. HPCA.
[17]
Steven Cameron Woo et al. 1995. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proc. ISCA.
[18]
Xiaoxia Wu et al. 2009. Hybrid Cache Architecture with Disparate Memory Technologies. In Proc. ISCA.
[19]
Ping Zhou et al. 2009. Energy reduction for STT-RAM using early write termination. In Proc. ICCAD.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ISLPED '22: Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design
August 2022
192 pages
ISBN:9781450393546
DOI:10.1145/3531437
Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 August 2022

Check for updates

Author Tags

  1. Piezoelectric FETs
  2. non-volatile memory

Qualifiers

  • Poster
  • Research
  • Refereed limited

Funding Sources

Conference

ISLPED '22
Sponsor:

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 217
    Total Downloads
  • Downloads (Last 12 months)115
  • Downloads (Last 6 weeks)12
Reflects downloads up to 16 Feb 2025

Other Metrics

Citations

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

HTML Format

View this article in HTML Format.

HTML Format

Login options

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media