research-article

AIMCU-MESO: An In-Memory Computing Unit Constructed by MESO Device

Authors:

Chenglong Huang,

Liang FangAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems, Volume 28, Issue 1

Article No.: 8, Pages 1 - 16

https://doi.org/10.1145/3539575

Published: 10 December 2022 Publication History

Abstract

Traditional CMOS-based von-Neumann computer architecture faces the issue of memory wall that the limitation of bus-bandwidth and the speed mismatch between processor and memory restrict the efficiency of data processing along with an irreducible energy consumption conducted by data movement, especially in some data-intensive applications. Recently, some novel in-memory computing (IMC) paradigms developed by utilizing the characteristics of different non-volatile memories provide promising ways to overcome the bottleneck of memory wall. Here, we propose a new IMC unit based on a memory array with the core element of magnetoelectric spin-orbit logic (MESO) device (AIMCU-MESO), in which the characteristics of the MESO device are exploited to achieve several in-memory logic operations with the functions of NAND, NOR, and XOR in the MESO-based memory array. With the aid of some transistor-based switches, these logic operations can be achieved between any two MESOs in the array. Furthermore, the computing process of a 1-bit full adder (FA) is achieved in AIMCU-MESO by the in-memory logic manner to demonstrate the ability of logic cascading. The result of SPICE simulation for achieving the 1-bit FA using MESO devices is demonstrated, and the performances are compared with other designs of spintronics-based devices. Compared to multilevel voltage-controlled spin-orbit torque–based magnetic memory, the proposed design demonstrates 71.4% and 49.2% reductions in terms of storage delay and logic delay, respectively.

References

[1]

Qi An, Li Su, Jacques-Olivier Klein, Sebastien Le Beux, Ian O’Connor, and Weisheng Zhao. 2015. Full-adder circuit design based on all-spin logic device. In Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH’15). 163–168.

[2]

Shaahin Angizi, Jiao Sun, Wei Zhang, and Deliang Fan. 2019. GraphS: A graph processing accelerator leveraging SOT-MRAM. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE’19). 378–383.

[3]

Prashanth Barla, Vinod Joshi, and Somashekara Bhat. 2021. Spintronic devices: A promising alternative to CMOS devices. J. Comput. Electr. 20 (2021), 805–837.

Digital Library

[4]

Behtash Behin-Aein, Deepanjan Datta, Sayeef Salahuddin, and Supriyo Datta. 2010. Proposal for an all-spin logic device with built-in memory. Nat. Nanotechnol. 5 (022010), 266–70.

[5]

Robin Bläsing, Asif Ali Khan, Panagiotis Ch. Filippou, Chirag Garg, Fazal Hameed, Jeronimo Castrillon, and Stuart S. P. Parkin. 2020. Magnetic racetrack memory: From physics to the cusp of applications within a decade. Proc. IEEE 108, 8 (2020), 1303–1321.

[6]

Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, and Yuan Xie. 2016. PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. In Proceedings of the ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA’16). 27–39.

Digital Library

[7]

Erya Deng, Yue Zhang, Jacques-Olivier Klein, Dafine Ravelsona, Claude Chappert, and Weisheng ZHAO. 2013. Low power magnetic full-adder based on spin transfer torque MRAM. IEEE Trans. Magn. 49 (092013), 4982–4987.

[8]

Giovanni Finocchio, Massimiliano Di Ventra, Kerem Camsari, Karin Everschor-Sitte, Pedram Amiri, and Zhongming Zeng. 2021. The promise of spintronics for unconventional computing. J. Magn. Magn. Mater. 521 (032021), 167506.

[9]

Zongxia Guo, Jialiang Yin, Yue Bai, Daoqian Zhu, Kewen Shi, Gefei Wang, Kaihua Cao, and Weisheng Zhao. 2021. Spintronics for energy- efficient computing: An overview and outlook. Proc. IEEE 109, 8 (2021), 1398–1417.

[10]

Chenglong Huang, Nuo Xu, Keni Qiu, Yujie Zhu, Desheng Ma, and Liang Fang. 2021. Efficient and optimized methods for alleviating the impacts of IR-Drop and fault in RRAM based neural computing systems. IEEE J. Electr. Dev. Soc. 9 (2021), 645–652.

[11]

Giacomo Indiveri, Bernabé Linares-Barranco, Tara Hamilton, André van Schaik, Ralph Etienne-Cummings, et al. 2011. Neuromorphic silicon neuron circuits. Front. Neurosci. 5 (2011), 73.

[12]

Kotb Jabeur, Gregory Di Pendina, Guillaume Prenat, Liliana Daniela Buda-Prejbeanu, and Bernard Dieny. 2014. Compact modeling of a magnetic tunnel junction based on spin orbit torque. IEEE Trans. Magn. 50, 7 (2014), 1–8.

[13]

Shubham Jain, Ashish Ranjan, Kaushik Roy, and Anand Raghunathan. 2017. Computing in memory with spin-transfer torque magnetic RAM. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 26, 3 (2018), 470-483. DOI:

Digital Library

[14]

Shubham Jain, Ashish Ranjan, Kaushik Roy, and Anand Raghunathan. 2018. Computing in memory with spin-transfer torque magnetic RAM. IEEE Trans. VLSI Syst. 26, 3 (2018), 470–483.

Digital Library

[15]

S. Jain, S. Sapatnekar, J.-P. Wang, K. Roy, and A. Raghunathan. 2018. Computing-in-memory with spintronics. In Design, Automation & Test in Europe Conference & Exhibition (DATE). 1640–1645. DOI:

[16]

Yusung Kim, Xuanyao Fong, Kon-Woo Kwon, Mei-Chin Chen, and Kaushik Roy. 2015. Multilevel spin-orbit torque MRAMs. IEEE Trans. Electr. Dev. 62, 2 (2015), 561–568.

[17]

Edouard Lesne, Yu Fu, Simón Oyarzún, Juan Carlos Rojas-Sánchez, Diogo Vaz, H. Naganuma, Giuseppe Sicoli, J.-P Attané, Matthieu Jamet, E. Jacquet, J.-M George, Agnes Barthélémy, Henri Jaffrés, A. Fert, Manuel Bibes, and L. Vila. 2016. Highly efficient and tunable spin-to-charge conversion through Rashba coupling at oxide interfaces. Nat. Mater. 15 (082016).

[18]

Jing Li, Patrick Ndai, Ashish Goel, Sayeef Salahuddin, and Kaushik Roy. 2010. Design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective. IEEE Trans. VLSI Syst. 18, 12 (2010), 1710–1723.

Digital Library

[19]

C.-C. Lin et al. 2019. Experimental demonstration of integrated magneto-electric and spin-orbit building blocks implementing energy-efficient logic. IEEE International Electron Devices Meeting (IEDM). Vol. 2019, 37.3.1–37.3.4. DOI:

[20]

Huichu Liu, Sasikanth Manipatruni, Daniel Morris, Kaushik Vaidyanathan, Dmitri Nikonov, Tanay Karnik, and Ian Young. 2019. Synchronous circuit design with beyond-CMOS magnetoelectric spin-orbit devices toward 100-mV logic. IEEE J. Explor. Solid-State Comput. Dev. Circ. 5 (122019), 74–74.

[21]

Zhaochu Luo, Aleš Hrabec, Trong Dao, Giacomo Sala, Simone Finizio, Junxiao Feng, Sina Mayr, Jörg Raabe, Pietro Gambardella, and Laura Heyderman. 2020. Current-driven magnetic domain-wall logic. Nature 579 (032020), 214–218.

[22]

Sasikanth Manipatruni, Dmitri Nikonov, Chia-Ching Lin, Tanay Gosavi, Huichu Liu, Bhagwati Prasad, Yen Lin Huang, Everton Bonturim, Ramamoorthy Ramesh, and Ian Young. 2019. Scalable energy-efficient magnetoelectric spin–orbit logic. Nature 565 (012019), 35–42.

[23]

Sasikanth Manipatruni, Dmitri Nikonov, Chia-Ching Lin, Bhagwati Prasad, Yen Huang, Anoop Damodaran, Zuhuang Chen, Ramamoorthy Ramesh, and Ian Young. 2018. Voltage control of uni-directional anisotropy in ferromagnet-multiferroic system. Sci. Adv. 4 (012018).

[24]

C. Zhang, S. Fukami, H. Sato, F. Matsukura, and H Ohno. 2015. Spin-orbit torque induced magnetization switching in nano-scale Ta/CoFeB/MgO. Appl. Phys. Lett. 107, 1 (72015).

[25]

Shouzhong Peng, Daoqian Zhu, Jiaqi Zhou, Boyu Zhang, Cao Annie, Mengxing Wang, Wenlong Cai, Kaihua Cao, and Weisheng ZHAO. 2019. Modulation of heavy metal/ferromagnetic metal interface for High\(^{}\) spintronic devices. Adv. Electr. Mater. 5 (062019).

[26]

Ramin Rajaei, Bahar Asgari, Mahmoud Tabandeh, and Mahdi Fazeli. 2016. Single event multiple upset-tolerant SRAM cell designs for nano-scale CMOS technology. Turk. J. Electr. Eng. Comput. Sci. 25 (032016).

[27]

D. C. Ralph. 2016. Comment on “Spin-orbit logic with magnetoelectric nodes: A scalable charge mediated nonvolatile spintronic logic.” arXiv:1512.05428). Retrieved from https://arxiv.org/abs/1512.05428.

[28]

Sonal Shreya, Alkesh Jain, and Brajesh Kumar Kaushik. 2020. Computing-in-memory architecture using energy-efficient multilevel voltage-controlled spin-orbit torque Device. IEEE Trans. Electr. Dev. 67, 5 (2020), 1972–1979.

[29]

Tankwal, Piyush Nehra, Vikas Prajapati, Sanjay Kaushik, and Brajesh Kumar. 2019. Performance analysis of differential spin hall effect (DSHE)-MRAM-based logic gates. Circuit World. 45 (2019), 300–310. DOI:

[30]

Arno van den Brink, Stefan Cosemans, S. Cornelissen, Mauricio Manfrini, A. Vaysset, W. Roy, Tai Min, H. Swagten, and B. Koopmans. 2013. Spin-Hall-assisted magnetic random access memory. Appl. Phys. Lett. 104 (122013).

[31]

Zhaohao Wang, Haochang Zhou, Mengxing Wang, Wenlong Cai, Daoqian Zhu, Jacques-Olivier Klein, and Weisheng Zhao. 2019. Proposal of toggle spin torques magnetic RAM for ultrafast computing. IEEE Electr. Dev. Lett. 40, 5 (2019), 726–729.

[32]

Nuo Xu, Liang Fang, Kyung Min Kim, and Cheol Hwang. 2019. Time-efficient stateful dual-bit-memristor logic. Phys. Status Solidi Rapid Res. Lett. 13 (022019), 1900033.

[33]

Nuo Xu, Tae Park, Xinglong Shao, Kyung Yoon, Taegyun Park, Liang Fang, Kyung Min Kim, and Cheol Hwang. 2019. A stateful logic family based on a new logic primitive circuit composed of two antiparallel bipolar memristors. Adv. Intell. Syst. 2 (112019).

[34]

Nuo Xu, Taegyun Park, Kyung Jean Yoon, and Cheol Seong Hwang. 2021. In-memory stateful logic computing using memristors: gate, calculation, and application. Phys. Status Solidi C Rapid Res. Lett. 15, 9 (2021), 2100208.

[35]

Nuo Xu, Kyung Yoon, Kyung Min Kim, Liang Fang, and Cheol Hwang. 2019. Fully functional logic-in-memory operations based on a reconfigurable finite-state machine using a single memristor. Adv. Electr. Mater. 5 (012019), 1800775.

[36]

S. Yu, X. Sun, X. Peng, and S. Huang. 2020. Compute-in-memory With Emerging Nonvolatile-memories: Challenges and Prospects. In IEEE Custom Integrated Circuits Conference (CICC). 1–4. DOI:

[37]

Masoud Zabihi, Zhengyang Zhao, D. C. Mahendra, Zamshed I. Chowdhury, Salonik Resch, Thomas Peterson, Ulya R. Karpuzcu, Jian-Ping Wang, and Sachin S. Sapatnekar. 2019. Using spin-hall MTJs to build an energy-efficient in-memory computation platform. In Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED’19). 52–57.

[38]

Junwei Zeng, Pinyun Yi, Boya Chen, Chenglong Huang, Xuelei Qi, Shan Qiu, and Liang Fang. 2021. MESO-ADC: The ADC design using MESO device. Microelectr. J. 116 (082021), 105235.

Digital Library

[39]

Yue Zhang, Weisheng Zhao, Yahya Lakys, Jacques-Olivier Klein, Joo-Von Kim, Dafiné Ravelosona Ramasitera, and Claude Chappert. 2012. Compact modeling of perpendicular-anisotropy CoFeB/MgO magnetic tunnel junctions. IEEE Trans. Electr. Dev. 59 (032012).

[40]

Zhizhong Zhang, Zhenyi Zheng, Yue Zhang, Jinyi Sun, Kelian Lin, Kun Zhang, Xueqiang Feng, Lei Chen, Jinkai Wang, Guanda Wang, Yinchang Du, Arnaud Bournel, Pedram Amiri, and hao. 2020. 3D ferrimagnetic device for multi-bit storage and efficient in-memory computing. IEEE Electr. Dev. Lett. PP (122020), 1–1.

[41]

Weisheng Zhao, Xiaoxuan Zhao, Boyu Zhang, Kaihua Cao, Lezhi Wang, Wang Kang, Qian Shi, Mengxing Wang, Yu Zhang, You Wang, Shouzhong Peng, Jacques-Olivier Klein, Lirida Alves De Barros Naviner, and Dafine Ravelosona. 2016. Failure analysis in magnetic tunnel junction nanopillar with interfacial perpendicular magnetic anisotropy. Materials 9, 1 (2016).

Cited By

Dahiya AMittal PRohilla R(2024)Realizing In-Memory Computing using Reliable Differential 8T SRAM for Improved LatencyACM Transactions on Design Automation of Electronic Systems10.1145/369666629:6(1-15)Online publication date: 23-Sep-2024
https://dl.acm.org/doi/10.1145/3696666
Ramesh RSalahuddin SDatta SDiaz CNikonov DYoung IHam DChang MKhwa WLele ABinek CHuang YSun YChu YPrasad BHoffmann MHu JYao ZBellaiche LWu PCai JAppenzeller JDatta SCamsari KKwon JIncorvia JAsselberghs ICiubotaru FCouet SAdelmann CZheng YLindenberg AEvans PErcius PRadu I(2024)Roadmap on low-power electronicsAPL Materials10.1063/5.018477412:9Online publication date: 17-Sep-2024
https://doi.org/10.1063/5.0184774

Index Terms

AIMCU-MESO: An In-Memory Computing Unit Constructed by MESO Device
1. Computer systems organization
  1. Dependable and fault-tolerant systems and networks
    1. Redundancy
  2. Embedded and cyber-physical systems
    1. Embedded systems
    2. Robotics
2. Networks
  1. Network properties
    1. Network reliability

Recommendations

Spin-transfer torque magnetic random access memory (STT-MRAM)
Special issue on memory technologies

Spin-transfer torque magnetic random access memory (STT-MRAM) is a novel, magnetic memory technology that leverages the base platform established by an existing 100+nm node memory product called MRAM to enable a scalable nonvolatile memory solution for ...
Evaluation of Hybrid Memory Technologies Using SOT-MRAM for On-Chip Cache Hierarchy
Magnetic Random Access Memory (MRAM) is a very promising emerging memory technology because of its various advantages such as nonvolatility, high density and scalability. In particular, Spin Orbit Torque (SOT) MRAM is gaining interest as it comes along ...
In-Memory Computing: The Next-Generation AI Computing Paradigm
GLSVLSI '20: Proceedings of the 2020 on Great Lakes Symposium on VLSI

To overcome the memory bottleneck of von-Neuman architecture, various memory-centric computing techniques are emerging to reduce the latency and energy consumption caused by data communication. The great success of artificial intelligence (AI) ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 28, Issue 1

January 2023

321 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/3573313

Editor:
X. Sharon Hu
University of Notre Dame, USA

Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 10 December 2022

Online AM: 26 May 2022

Accepted: 23 May 2022

Revised: 13 May 2022

Received: 15 November 2021

Published in TODAES Volume 28, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Refereed

Funding Sources

National Natural Science Foundation of China
Research Foundation from National University of Defense Technology
Open Project Program of Wuhan National Laboratory for Optoelectronics

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
437
Total Downloads

Downloads (Last 12 months)110
Downloads (Last 6 weeks)7

Reflects downloads up to 01 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Dahiya AMittal PRohilla R(2024)Realizing In-Memory Computing using Reliable Differential 8T SRAM for Improved LatencyACM Transactions on Design Automation of Electronic Systems10.1145/369666629:6(1-15)Online publication date: 23-Sep-2024
https://dl.acm.org/doi/10.1145/3696666
Ramesh RSalahuddin SDatta SDiaz CNikonov DYoung IHam DChang MKhwa WLele ABinek CHuang YSun YChu YPrasad BHoffmann MHu JYao ZBellaiche LWu PCai JAppenzeller JDatta SCamsari KKwon JIncorvia JAsselberghs ICiubotaru FCouet SAdelmann CZheng YLindenberg AEvans PErcius PRadu I(2024)Roadmap on low-power electronicsAPL Materials10.1063/5.018477412:9Online publication date: 17-Sep-2024
https://doi.org/10.1063/5.0184774

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Full Text

View this article in Full Text.

HTML Format

View this article in HTML Format.

Figures

Tables

Media

View full text|Download PDF

View Issue’s Table of Contents