skip to main content
10.1145/3555776.3577705acmconferencesArticle/Chapter ViewAbstractPublication PagessacConference Proceedingsconference-collections
research-article

On the Measurement of Performance Metrics for Virtualization-Enhanced Architectures

Published: 07 June 2023 Publication History

Abstract

Cloud computing facilitates resource sharing among multiple users. Although sharing leads to the effective utilization of resources, it raises many security concerns. Hence, virtualization-enabled processors, which are used in cloud computing, are enhanced to provide security. This has put a pressing demand for the measurement of performance metrics for virtualization-enhanced architectures. However, this is a challenging task. Most of the existing simulators do not simulate security-related enhancements in virtualzation-enhanced architectures. Also, software-based simulators are slow. This paper proposes an approach for hardware-based simulation of security-related enhancements in virtualization-enhanced architectures. This is illustrated through the simulation of rollback-sensitive memory architecture like Extended-HyperWall. The results demonstrate that Extended-HyperWall introduces only one extra memory access per memory read/write by the hypervisor or direct memory access controller. Also, it incurs only three additional memory accesses per page during checkpointing and rollback. The paper concludes that virtualization-enabled processors can be efficiently simulated in hardware.

References

[1]
A. Akram and L. Sawalha. 2016. x86 computer architecture simulators: A comparative study. In 2016 IEEE 34th International Conference on Computer Design (ICCD). 638--645.
[2]
Ayaz Akram and Lina Sawalha. 2019. A Survey of Computer Architecture Simulation Techniques and Tools. IEEE Access 7 (2019), 78120--78145.
[3]
M. Alian, D. Kim, and N. Sung Kim. 2016. pd-gem5: Simulation Infrastructure for Parallel/Distributed Computer Systems. IEEE Computer Architecture Letters 15, 1 (Jan 2016), 41--44.
[4]
Hari Angepat, Derek Chiou, Eric S. Chung, and James C. Hoe. 2014. FPGA-Accelerated Simulation of Computer Systems. Morgan & Claypool. https://ieeexplore.ieee.org/document/6894333
[5]
T. Austin, E. Larson, and D. Ernst. 2002. SimpleScalar: an infrastructure for computer system modeling. Computer 35, 2 (Feb 2002), 59--67.
[6]
Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The Gem5 Simulator. SIGARCH Comput. Archit. News 39, 2 (Aug. 2011), 1--7.
[7]
N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. 2006. The M5 Simulator: Modeling Networked Systems. IEEE Micro 26, 4 (July 2006), 52--60.
[8]
Rodrigo N. Calheiros, Rajiv Ranjan, Anton Beloglazov, Cesar A. F. De Rose, and Rajkumar Buyya. 2011. CloudSim: A Toolkit for Modeling and Simulation of Cloud Computing Environments and Evaluation of Resource Provisioning Algorithms. Softw. Pract. Exper. 41, 1 (Jan. 2011), 23--50.
[9]
P. Chandran, L. Garg, and A. Kumar. 2017. Multikernel Simulation: A New Approach to Study Rollback Sensitive Memory Architecture. In 2017 IEEE 3rd International Conference on Collaboration and Internet Computing (CIC). 437--442.
[10]
L.B. Das. 2014. The X86 Microprocessor, 2e. Pearson India. https://books.google.co.in/books?id=OZaKBAAAQBAJ
[11]
Muhammad E. S. Elrabaa, Ayman Hroub, Muhamed F. Mudawar, Amran Al-Aghbari, Mohammed Al-Asli, and Ahmad Khayyat. 2017. A Very Fast Trace-Driven Simulation Platform for Chip-Multiprocessors Architectural Explorations. IEEE Transactions on Parallel and Distributed Systems 28, 11 (2017), 3033--3045.
[12]
Chris Barton et al. [n. d.]. The Multi2Sim Simulation Framework, ACPU-GPU Model for Heterogeneous Computing (For Multi2Sim v. 4.2).
[13]
Antonio García-Guirado, Ricardo Fernández-Pascual, and José M. García. 2009. Virtual-GEMS: An Infrastructure To Simulate Virtual Machines. In International workshop on modeling, benchmarking and simulation.
[14]
John L. Hennessy and David A. Patterson. 2012. Computer Architecture, Fifth Edition: A Quantitative Approach (5th ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.
[15]
M. Hoseinzadeh. 2018. Flow-Based Simulation Methodology. IEEE Computer Architecture Letters 17, 1 (Jan 2018), 51--54.
[16]
S. Jin and J. Huh. 2011. Secure MMU: Architectural support for memory isolation among virtual machines. In 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops (DSN-W). 217--222.
[17]
R Jithin and Priya Chandran. 2014. 'Virtual Machine Isolation - A Survey on the Security of Virtual Machines. In The Second International Conference on Security in Computer Networks and Distributed Systems (SNDS-2014). Thiruvananthapuram (Trivandrum), India.
[18]
R. Jithin and Priya Chandran. 2016. Dynamic Partitioning of Physical Memory Among Virtual Machines: ASMI:Architectural Support for Memory Isolation. In Proceedings of the 31st Annual ACM Symposium on Applied Computing (SAC '16). ACM, New York, NY, USA, 474--476.
[19]
Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Kovacs, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, and Krste Asanovic. 2018. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 29--42.
[20]
Aditya Kumar and Lakshya Garg. 2016. Kernel Based Simulation Study of Rollback Sensitive Memory Architecture. B. Tech. Project Report. Department of Computer Science and Engineering, National Institute of Technology Calicut.
[21]
E. Larson, S. Chatterjee, and T. Austin. 2001. MASE: a novel infrastructure for detailed microarchitectural modeling. In 2001 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS. 1--9.
[22]
P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. 2002. Simics: A full system simulation platform. Computer 35, 2 (Feb 2002), 50--58.
[23]
Naraig Manjikian. 2001. Multiprocessor Enhancements of the SimpleScalar Tool Set. SIGARCH Comput. Archit. News 29, 1 (March 2001), 8--15.
[24]
Milo M. K. Martin, Daniel J. Sorin, Bradford M. Beckmann, Michael R. Marty, Min Xu, Alaa R. Alameldeen, Kevin E. Moore, Mark D. Hill, and David A. Wood. 2005. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. SIGARCH Comput. Archit. News 33, 4 (Nov. 2005), 92--99.
[25]
Swapneel C. Mhatre and Priya Chandran. 2020. On Making Xen Detect Hypercalls and Memory Accesses for Simulating Virtualization-Enabled Processors. In Proceedings of the 35th Annual ACM Symposium on Applied Computing (SAC '20). Association for Computing Machinery, New York, NY, USA, 154--161.
[26]
Swapneel C. Mhatre, Priya Chandran, and Jithin R. 2018. On the Simulation of Processors Enhanced for Security in Virtualization. In Companion of the 2018 ACM/SPEC International Conference on Performance Engineering (ICPE '18). ACM, New York, NY, USA, 51--52.
[27]
Seyed Hossein Nikounia and Siamak Mohammadi. 2015. Gem5v: a modified gem5 for simulating virtualized systems. The Journal of Supercomputing 71, 4 (01 Apr 2015), 1484--1504.
[28]
Alejandro Nocua, Florent Bruguier, Gilles Sassatelli, and Abdoulaye Gamatié. 2019. A gem5 trace-driven simulator for fast architecture exploration of OpenMP workloads. Microprocessors and Microsystems 67 (2019), 42--55.
[29]
David A. Patterson and John L. Hennessy. 2013. Computer Organization and Design, Fifth Edition: The Hardware/Software Interface (5th ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.
[30]
S. Pinto, J. Pereira, T. Gomes, M. Ekpanyapong, and A. Tavares. 2017. Towards a TrustZone-Assisted Hypervisor for Real-Time Embedded Systems. IEEE Computer Architecture Letters 16, 2 (July 2017), 158--161.
[31]
J. Power, J. Hestness, M. S. Orr, M. D. Hill, and D. A. Wood. 2015. gem5-gpu: A Heterogeneous CPU-GPU Simulator. IEEE Computer Architecture Letters 14, 1 (Jan 2015), 34--36.
[32]
S. Shoundic, P. Chandran, P. Krishna, V. Reddy, B. Jayachandra, and L. Pande. 2016. Extended-HyperWall: Hardware support for rollback secure virtualization. In 2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI). 1674--1681.
[33]
Will Simoneau and Resit Sendag. 2012. An FPGA-based multi-core platform for testing and analysis of architectural techniques. In 2012 IEEE International Symposium on Performance Analysis of Systems and Software. 68--77.
[34]
James Smith and Ravi Nair. 2005. Virtual Machines: Versatile Platforms for Systems and Processes (The Morgan Kaufmann Series in Computer Architecture and Design). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.
[35]
J. E. Smith and Ravi Nair. 2005. The architecture of virtual machines. Computer 38, 5 (May 2005), 32--38.
[36]
Jakub Szefer and Ruby B. Lee. 2012. Architectural Support for Hypervisor-secure Virtualization. SIGPLAN Not. 47, 4 (March 2012), 437--450.
[37]
Zhangxi Tan, Andrew Waterman, Rimas Avizienis, Yunsup Lee, Henry Cook, David Patterson, and Krste Asanovic'. 2010. RAMP gold: An FPGA-based architecture simulator for multiprocessors. In Design Automation Conference. 463--468.
[38]
R. Ubal, B. Jang, P. Mistry, D. Schaa, and D. Kaeli. 2012. Multi2Sim: A simulation framework for CPU-GPU computing. In 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT). 335--344.
[39]
R. Ubal, J. Sahuquillo, S. Petit, and P. Lopez. 2007. Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors. In 19th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'07). 62--68.
[40]
J. Wu, X. Zhao, X. Sui, and X. Yang. 2010. PVMsim: A parallel simulation platform to evaluate virtual machines. In 2010 2nd International Conference on Future Computer and Communication, Vol. 2. V2-551-V2-556.
[41]
J. J. Yi and D. J. Lilja. 2006. Simulation of computer architectures: simulators, benchmarks, methodologies, and recommendations. IEEE Trans. Comput. 55, 3 (March 2006), 268--280.

Cited By

View all
  • (2025)Automatic Generation of Simulators for Processors Enhanced for Security in VirtualizationIEEE Access10.1109/ACCESS.2025.352966713(11930-11943)Online publication date: 2025
  • (2024)On the simulation of hypervisor instructions for accurate timing simulation of virtualized systemsInternational Journal of Information Technology10.1007/s41870-024-01862-6Online publication date: 30-May-2024

Index Terms

  1. On the Measurement of Performance Metrics for Virtualization-Enhanced Architectures

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    SAC '23: Proceedings of the 38th ACM/SIGAPP Symposium on Applied Computing
    March 2023
    1932 pages
    ISBN:9781450395175
    DOI:10.1145/3555776
    ACM acknowledges that this contribution was authored or co-authored by an employee, contractor or affiliate of a national government. As such, the Government retains a nonexclusive, royalty-free right to publish or reproduce this article, or to allow others to do so, for Government purposes only.

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 07 June 2023

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. cloud computing
    2. virtualization
    3. virtual machine
    4. virtual machine monitor
    5. hypervisor
    6. security
    7. simulation

    Qualifiers

    • Research-article

    Conference

    SAC '23
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 1,650 of 6,669 submissions, 25%

    Upcoming Conference

    SAC '25
    The 40th ACM/SIGAPP Symposium on Applied Computing
    March 31 - April 4, 2025
    Catania , Italy

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)23
    • Downloads (Last 6 weeks)3
    Reflects downloads up to 16 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2025)Automatic Generation of Simulators for Processors Enhanced for Security in VirtualizationIEEE Access10.1109/ACCESS.2025.352966713(11930-11943)Online publication date: 2025
    • (2024)On the simulation of hypervisor instructions for accurate timing simulation of virtualized systemsInternational Journal of Information Technology10.1007/s41870-024-01862-6Online publication date: 30-May-2024

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media