Research on High Performance Domestic Chip Architecture Based on Digital Grid Edge Computing
Authors: 
Jinlong Liu, Junjian Chen, Dehong Liu, Liang Hu, Jun Li, Gang Chen, Jun Li, Ke TangAuthors Info & Claims
Jinlong Liu, Junjian Chen, Dehong Liu, Liang Hu, Jun Li, Gang Chen, Jun Li, Ke TangAuthors Info & ClaimsPages 695 - 701
Abstract
The edge side of digital power grid needs to meet fast and real-time data processing, while the existing domestic chips have problems of insufficient processing capacity and high design complexity, so it is urgent to study the domestic chip architecture for the direction of digital power grid edge computing. In this paper, the business scenarios on the edge of digital power grid are analyzed in depth, and the rational layout of heterogeneous computing hardware resources such as CPU, NPU and ASIP is realized by means of hardware and software division according to different requirements. Secondly, based on domestic independent CPU core, a heterogeneous hybrid multi-core architecture that meets real-time and high performance requirements is proposed. Finally, hardware virtual prototype is constructed by multi-abstraction level software and hardware system modeling, and quantitative analysis is carried out through real-time formal modeling. This paper provides theoretical and technical support for the development of domestic special edge computing chip for electric power.
References
[1]
China Southern Power Grid Co., Ltd. Digital Power Grid White Paper[R]. 2020.
[2]
Thakur N, Han CY. Country-Specific Interests towards Fall Detection from 2004–2021: An Open Access Dataset and Research Questions.Data. 2021; 6(8):92.
[3]
Thakur N, Han CY. (2022). A Multimodal Approach for Early Detection of Cognitive Impairment from Tweets. In: Ahram T, Taiar R. (eds) Human Interaction, Emerging Technologies and Future Systems V. IHIET 2021. Lecture Notes in Networks and Systems, vol 319. Springer, Cham.
[4]
Li Bin, Jia Bincheng, Cao Wangzhang, Application of Edge Computing in Power Demand Response [J].Power Grid Technology, 2018, 42(1):79-87.
[5]
Cen Bowei, CAI Zexiang, Hu Kaiqiang, Power Internet of Things Edge Computing Terminal Business Timing Logic and Computational Load Modeling method [J]. Automation of Electric Power Systems, 2021, 45(9): 107-112.
[6]
Yu Yifan, Ren Chunming, Ruan Leifeng, Development of mobile edge computing technology[J]. Telecommunications Network Technology, 2016(11): 59-62(in Chinese).
[7]
Gao Ciwei, Liang Tiantian, Li Yang.A survey on theory and practice ofautomated demand response[J]. Power System Technology, 2014, 38(2): 352-359(in Chinese).
[8]
International Electrotechnical Commission. Smart grid user interface part 1: interface overview and country perspectives: IEC 62939-1[S]. Geneva: IEC, 2015.
[9]
International Electrotechnical Commission. Smart grid user interface part 2: Architecture and requirements: IEC 62939-2[S]. Geneva: IEC, 2015.
[10]
ZENG Ming, WANG Yuqing, LI Mingzhu, Preliminary study on the architecture and implementation plan of widespread power internet of things[J]. Smart Power, 2019, 47(04): 1-7, 58.
[11]
Keutzer K, Malik S, 5.:Newton AR. From ASIC to ASIP: the next design discontinuity, Computer Design: VLSI in Computers and Processors, 2002. Pages: 84-90.
[12]
Sun Zhaopeng, Zhou Kuanjiu. High Performance FPGA-GPU-CPU Heterogeneous Programming Architecture based on PCIe[J]. Computer Engineering and Science, 2021, 43(04): 641-651.
[13]
Guo Wei, Wei Jizeng, Guo Zheng, SOC Design method and Implementation [M]. 2nd edition. Beijing: Publishing House of Electronics Industry, 2010:13-19.
[14]
Accellera. Standard Co-Emulation Modeling Interface Reference Manual Version1. 10[EB/OL]. (2005-1-13).
[15]
Liu Kai, Li Ping, Liao Yongbo. Design of transaction level SoC collaborative emulation Platform based on SCE-MI standard [J]. Microelectronics, 2007, 37 (5) : 624-627.
Index Terms
- Research on High Performance Domestic Chip Architecture Based on Digital Grid Edge Computing
Index terms have been assigned to the content through auto-classification.
Recommendations
An early performance evaluation of many integrated core architecture based SGI rackable computing system
SC '13: Proceedings of the International Conference on High Performance Computing, Networking, Storage and AnalysisIntel recently introduced the Xeon Phi coprocessor based on the Many Integrated Core architecture featuring 60 cores with a peak performance of 1.0 Tflop/s. NASA has deployed a 128-node SGI Rackable system where each node has two Intel Xeon E2670 8-core ...
High Performance Computing via a GPU
ICISE '09: Proceedings of the 2009 First IEEE International Conference on Information Science and EngineeringGraphics processor units (GPUs), such as the AMD FireStream series, offer a tremendous computing power that is frequently an order of magnitude larger than even the most modern multi-core CPUs, making them an attractive platform for high performance ...
Directive-Based, High-Level Programming and Optimizations for High-Performance Computing with FPGAs
ICS '18: Proceedings of the 2018 International Conference on SupercomputingReconfigurable architectures like Field Programmable Gate Arrays (FPGAs) have been used for accelerating computations from several domains because of their unique combination of flexibility, performance, and power efficiency. However, FPGAs have not ...
Comments
Information & Contributors
Information
Published In
October 2022
753 pages
ISBN:9781450397780
DOI:10.1145/3569966
Copyright © 2022 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 20 December 2022
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Funding Sources
- Research and design of power dedicated edge computing chip based on hybrid architecture and embedded security technology
Conference
CSSE 2022
CSSE 2022: 2022 5th International Conference on Computer Science and Software Engineering
October 21 - 23, 2022
Guilin, China
Acceptance Rates
Overall Acceptance Rate 33 of 74 submissions, 45%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 22Total Downloads
- Downloads (Last 12 months)8
- Downloads (Last 6 weeks)0
Reflects downloads up to 08 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format