The Method and Implementation of Temperature Drift Self-compensation for 4T CIS Based on FPGA
Abstract
References
Recommendations
A 14---10 b dual-mode low-noise pipeline ADC for high-end CMOS image sensors
This work proposes a low-noise four-stage pipeline ADC operating at 14 b 50 MS/s and 10 b 70 MS/s for high-end CIS applications. In the 10 b 70 MS/s mode, the last-stage MDAC and flash ADC are turned off rather than the first-stage MDAC and flash ADC ...
A 14-bit 250 kS/s two-step inverter-based incremental $$\varSigma \varDelta$$ΣΔ ADC for CMOS image sensor in $$0.18\,\upmu \hbox {m}$$0.18μm technology
This paper presents a 14-bit Incremental Sigma-Delta $$(\varSigma \varDelta) $$(ΣΔ) analog-to-digital converter suitable for column wise integration in a CMOS image sensor. A two step conversion is performed to improve the conversion speed. As the same $...
A low power dissipation high-speed CMOS image sensor with column-parallel sigma-delta ADCs
A 60frames/s CMOS image sensor with column-parallel inverter-based sigma-delta (ΣΔ) ADCs is proposed in this paper. In order to improve the robustness of the inverter, instead of constant power supply, two buffers are designed to provide power supply ...
Comments
Information & Contributors
Information
Published In

Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 22Total Downloads
- Downloads (Last 12 months)8
- Downloads (Last 6 weeks)1
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format