Design and Implementation of A Cache Adapted to the LoongArch Architecturert
Authors: 
Lin Chen, Xiao Ma, Xiang Ji, Ziyan WangAuthors Info & Claims
Lin Chen, Xiao Ma, Xiang Ji, Ziyan WangAuthors Info & ClaimsPages 99 - 104
Abstract
A cache adapted to the LoongArch architecture is designed and implemented using the FPAG platform. A simple and performance balanced Cache module is designed and implemented. The design of the read and write data paths of the Cache module is given, and a state machine is designed and implemented for the logical control of the Cache module. The interaction interface between the Cache and the CPU is designed. The CPU pipeline adaptation method for Cache in hit and unhit cases is given. The processing flow of UnCache access is given. Cache-related instructions in the LoongArch instruction set are implemented. The test results show that the scheme meets the design requirements. Cache is simple and effective, and is suitable as a case study for initial understanding of Cache functionality and structure.
References
[1]
Q.J. Liu, F. Li, S.L. Liu, 2012. Design of CPU with Cache and Precise Interruption Response. Research and Exploration in Laboratory., 31(3): 68-74.
[2]
G.W. Long, 2003. The Structure of Pipeline of CPU. Journal of Sichuan Normal University (Natural Science). (3): 319-322.
[3]
J.M. WU, B.Q. Cheng, 2018. A Method of CPU Design and Its Application in Computer Organization Course. Research and Exploration in Laboratory. 37(9): 147-153.
[4]
K.N. Cao, X.H. Shen, M.F. JI, 2017. Improved Design of Pipeline CPU Based on OR1200. Computer Systems & Applications., 26(12): 268-271.
[5]
T.Yuan, Y.J. Liu, 2015. The Independent Design of RISC Pipeline CPU. Microelectronics & Computer., (2): 124-128.
[6]
H. Ding, H.X. Zhang, J.Q. Pang, 2021. Design of High speed Large capacity Data Cache Unit Based on FPGA. Instrument Technique and Sensor., (6): 58-61.
[7]
Y.S. Feng, Z.Y. Zhu, S. Li, S. Liu, H.Z. Wang, D. Meng, 2021. Constant-Time Loading: Modifying CPU Pipeline to Defeat Cache Side-Channel Attacks. In: 2021 IEEE 20th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom). Shenyang.
[8]
Y.Q. Chen, C.B. Quan, S.S. Li, 2012. Design of multi-water Cache CPU based on remote hardware experimental system. Experimental Technology and Management., 29: 86-88.
[9]
Y.L. Tang, C. He, H.X. Zheng, Y.P. Jiang, Z. Sun, 2020. Dynamic Allocation of Cache Based on SoC Coprocessor. Instrument Standardization & Metrology., 6: 28-29.
[10]
Q.L. Zhang, X.F. Sui, R. Hou, L.X. Zhang, 2021. Line-Coalescing DRAM Cache. Sustainable Computing: Informatics and Systems., 29.
[11]
S.L. Harris, D.M. Harris, D. Chaver, R. Owen, Z.L. Kakakhel, E. Sedano, Y. Panchul, B. Ableidinger, 2017. MIPSfpga: using a commercial MIPS soft-core in computer architecture education. IET Circuits, Devices & Systems., 11(4): 283-291.
[12]
B. Hadi, K. Rajshekar, R.P. Preeti, 2020. A Survey of Cache Simulators. ACM Computing Surveys., 53(1): 1-32.
Index Terms
- Design and Implementation of A Cache Adapted to the LoongArch Architecturert
Recommendations
Increasing hardware data prefetching performance using the second-level cache
Techniques to reduce or tolerate large memory latencies are critical for achieving high processor performance. Hardware data prefetching is one of the most heavily studied solutions, but it is essentially applied to first-level caches where it can ...
An efficient cache design for scalable glueless shared-memory multiprocessors
CF '06: Proceedings of the 3rd conference on Computing frontiersTraditionally, cache coherence in large-scale shared-memory multiprocessors has been ensured by means of a distributed directory structure stored in main memory. In this way, the access to main memory to recover the sharing status of the block is ...
Reducing cache misses through programmable decoders
Level-one caches normally reside on a processor's critical path, which determines clock frequency. Therefore, fast access to level-one cache is important. Direct-mapped caches exhibit faster access time, but poor hit rates, compared with same sized set-...
Comments
Information & Contributors
Information
Published In
October 2022
1999 pages
ISBN:9781450397148
DOI:10.1145/3573428
Copyright © 2022 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 15 March 2023
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
EITCE 2022
EITCE 2022: 2022 6th International Conference on Electronic Information Technology and Computer Engineering
October 21 - 23, 2022
Xiamen, China
Acceptance Rates
Overall Acceptance Rate 508 of 972 submissions, 52%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 32Total Downloads
- Downloads (Last 12 months)14
- Downloads (Last 6 weeks)3
Reflects downloads up to 28 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format