Yanxin Zhang
ABSTRACT
Focusing on the requirements of chip localization in the relay-protection equipment of State Grid, our company has developed a high-end controller chip. To improve security of the chip, we implement a special debug system in it. This paper introduces the way of the use of common debugging tools in the process of debugging and application development based on the high-end controller chip to provide extensive support to customers.
- The Institute of Electrical and Electronics Engineers, Inc. IEEE Standard Test Access Port and Boundary-Scan Architecture, 2001.Google Scholar
- ARM Ltd. ARM Debug Interface v5 Architecture Specification, 2006.Google Scholar
- ARM Ltd. ARM Debug Interface Architecture Specification ADIv6.0, 2020.Google Scholar
- LAUTERBACH GmbH, LAUTERBACH GmbH, General Commands Reference Guide - TRACE32 CMM, 2021.Google Scholar
- LAUTERBACH GmbH, Training JTAG Interface – LAUTERBACH Development Tools, 2021.Google Scholar
- ARM Ltd. ARM DS Debugger Command Reference v2020.0, 2020.Google Scholar
- ARM Ltd. ARM DS User Guide v2020.0, 2020.Google Scholar
- ARM Ltd. ARM DS5 version 5.29 ARM DSTREAM System and Interface Design Reference Guide, 2018.Google Scholar
- SEGGER MICROCONTROLLER. JLINK commander help, 2019.Google Scholar
Recommendations
On-chip support for NoC-based SoC debugging
This paper presents a design-for-debug (DfD) technique for network-on-chip (NoC)-based system-on-chips (SoCs). We present a test wrapper and, a test and debug interface unit. They enable data transfer between a tester/debugger and a core-under-test (CUT)...
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. ...
Comments