Automatic DRAM Subsystem Configuration with irace
Authors: 
Lukas Steiner, Gustavo Delazeri, Iron Prando da Silva, 
Matthias Jung, Norbert WehnAuthors Info & Claims
Lukas Steiner, Gustavo Delazeri, Iron Prando da Silva, Matthias Jung, Norbert WehnAuthors Info & ClaimsPages 66 - 72
Abstract
Nowadays, DRAM subsystem configuration includes a large number of parameters, resulting in an extensive design space. Setting these parameters is a challenging step in system design as the parameter-workload interactions are complex. Since design space exploration by exhaustive simulation is infeasible due to limited computing resources and development time, semi-automatic configuration involving both manual as well as simulation-based decisions is state-of-the-art. However, it requires a lot of expertise in the DRAM domain as well as application knowledge, and there is no guarantee for a good performance of the resulting subsystem. In this paper, we present a new framework that fully automatizes the DRAM subsystem configuration for a given parameter space and set of target applications. It is based on irace, a software package originally developed for automatic configuration of optimization algorithms. We show that the framework finds nearly-optimal configurations, while only a fraction of all application-configuration combinations has to be evaluated. In addition, all returned configurations perform better than a predefined standard configuration. Thus, our framework enables designers to automatically determine a suitable DRAM subsystem for their platform.
References
[1]
Berkin Akın, Franz Franchetti, and James C. Hoe. 2014. Understanding the design space of DRAM-optimized hardware FFT accelerators. In 2014 IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors. 248–255. https://doi.org/10.1109/ASAP.2014.6868669
[2]
Saeideh Alinezhad. 2022. Exploring Pareto-optimal Hybrid Main Memory Configurations using different Emerging Memories. (7 2022). https://doi.org/10.36227/techrxiv.20326149.v1
[3]
Prasanna Balaprakash, Mauro Birattari, and Thomas Stützle. 2007. Improvement Strategies for the F-Race Algorithm: Sampling Design and Iterative Refinement. In Hybrid Metaheuristics, Thomas Bartz-Beielstein, María José Blesa Aguilera, Christian Blum, Boris Naujoks, Andrea Roli, Günter Rudolph, and Michael Sampels (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 108–122.
[4]
Mauro Birattari. 2009. Tuning Metaheuristics: A Machine Learning Perspective. Springer Berlin, Heidelberg, Germany.
[5]
Mauro Birattari, Thomas Stützle, Luis Paquete, and Klaus Varrentrapp. 2002. A Racing Algorithm for Configuring Metaheuristics. In Proceedings of the 4th Annual Conference on Genetic and Evolutionary Computation (New York City, New York) (GECCO’02). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 11–18.
[6]
W.J. Conover. 1999. Practical nonparametric statistics, third edition. John Wiley & Sons, New York, NY.
[7]
João Paulo C. de Lima, Paulo Cesar Santos, Marco A. Z. Alves, Antonio C. S. Beck, and Luigi Carro. 2018. Design Space Exploration for PIM Architectures in 3D-Stacked Memories. In Proceedings of the 15th ACM International Conference on Computing Frontiers (Ischia, Italy) (CF ’18). Association for Computing Machinery, New York, NY, USA, 113–120. https://doi.org/10.1145/3203217.3203280
[8]
Katharina Eggensperger, Marius Lindauer, and Frank Hutter. 2019. Pitfalls and Best Practices in Algorithm Configuration. J. Artif. Int. Res. 64, 1 (jan 2019), 861–893. https://doi.org/10.1613/jair.1.11420
[9]
Saugata Ghose, Tianshi Li, Nastaran Hajinazar, Damla Senol Cali, and Onur Mutlu. 2019. Demystifying Complex Workload-DRAM Interactions: An Experimental Study. 93–93.
[10]
Manil Dev Gomony, Christian Weis, Benny Akesson, Norbert Wehn, and Kees Goossens. 2012. DRAM selection and configuration for real-time mobile systems. In 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE). 51–56. https://doi.org/10.1109/DATE.2012.6176432
[11]
Christian Haubelt, Thomas Schlichter, Joachim Keinert, and Mike Meredith. 2008. SystemCoDesigner: Automatic design space exploration and rapid prototyping from behavioral models. In 2008 45th ACM/IEEE Design Automation Conference. 580–585. https://doi.org/10.1145/1391469.1391616
[12]
Norman P. Jouppi et al.2017. In-Datacenter Performance Analysis of a Tensor Processing Unit. In Proceedings of the 44th Annual International Symposium on Computer Architecture (Toronto, ON, Canada) (ISCA ’17). Association for Computing Machinery, New York, NY, USA, 1–12. https://doi.org/10.1145/3079856.3080246
[13]
Matthias Jung, Deepak M. Mathew, Christian Weis, Norbert Wehn, Irene Heinrich, Marco V. Natale, and Sven O. Krumke. 2016. ConGen: An Application Specific DRAM Memory Controller Generator. In Proceedings of the Second International Symposium on Memory Systems (Alexandria, VA, USA) (MEMSYS ’16). Association for Computing Machinery, New York, NY, USA, 257–267. https://doi.org/10.1145/2989081.2989131
[14]
Prasanna Kansakar and Arslan Munir. 2016. A Design Space Exploration Methodology for Parameter Optimization in Multicore Processors. In 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 613–618. https://doi.org/10.1109/ISVLSI.2016.92
[15]
Manuel López-Ibáñez, Christian Blum, Jeffrey W. Ohlmann, and Barrett W. Thomas. 2013. The travelling salesman problem with time windows: Adapting algorithms from travel-time to makespan optimization. Applied Soft Computing 13, 9 (2013), 3806–3815. https://doi.org/10.1016/j.asoc.2013.05.009
[16]
Manuel López-Ibáñez, Jérémie Dubois-Lacoste, Leslie Pérez Cáceres, Mauro Birattari, and Thomas Stützle. 2016. The irace package: Iterated racing for automatic algorithm configuration. Operations Research Perspectives 3 (2016), 43–58. https://doi.org/10.1016/j.orp.2016.09.002
[17]
M. López-Ibáñez, L. Pérez Cáceres, J. Dubois-Lacoste, T. Stützle, and M. Birattari. 2022. The irace package: user guide. Technical Report. IRIDIA, CoDE, Université Libre de Bruxelles.
[18]
Issam Maalej, Guy Gogniat, Jean Luc Philippe, and Mohamed Abid. 2008. System Level Design Space Exploration for Multiprocessor System on Chip. In 2008 IEEE Computer Society Annual Symposium on VLSI. 93–98. https://doi.org/10.1109/ISVLSI.2008.34
[19]
Xilinx. 2021. AXI High Bandwidth Memory Controller v1.0 (v1.0 ed.).
[20]
Rafael G. Mesquita, Ricardo M.A. Silva, Carlos A.B. Mello, and Péricles B.C. Miranda. 2015. Parameter tuning for document image binarization using a racing algorithm. Expert Systems with Applications 42, 5 (2015), 2593–2603. https://doi.org/10.1016/j.eswa.2014.10.039
[21]
Marco V. Natale, Matthias Jung, Kira Kraft, Frederik Lauer, Johannes Feldmann, Chirag Sudarshan, Christian Weis, Sven Krumke, and Norbert Wehn. 2021. Efficient Generation of Application Specific Memory Controllers. In The International Symposium on Memory Systems (Washington, DC, USA) (MEMSYS 2020). Association for Computing Machinery, New York, NY, USA, 233–247. https://doi.org/10.1145/3422575.3422796
[22]
Kai Neubauer, Philipp Wanko, Torsten Schaub, and Christian Haubelt. 2018. Exact multi-objective design space exploration using ASPmT. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). 257–260. https://doi.org/10.23919/DATE.2018.8342014
[23]
Marcella Samà, Paola Pellegrini, Andrea D’Ariano, Joaquin Rodriguez, and Dario Pacciarelli. 2016. Ant colony optimization for the real-time train routing selection problem. Transportation Research Part B: Methodological 85 (2016), 89–108. https://doi.org/10.1016/j.trb.2016.01.005
[24]
Marko Scrbak, Mahzabeen Islam, Krishna M. Kavi, Mike Ignatowski, and Nuwan Jayasena. 2015. Processing-in-Memory: Exploring the Design Space. In Architecture of Computing Systems – ARCS 2015, Luís Miguel Pinho Pinho, Wolfgang Karl, Albert Cohen, and Uwe Brinkschulte (Eds.). Springer International Publishing, Cham, 43–54.
[25]
Efstathios Sotiriou-Xanthopoulos, Sotirios Xydis, Kostas Siozios, George Economakos, and Dimitrios Soudris. 2015. Rapid prototyping and Design Space Exploration methodologies for many-accelerator systems. In 2015 25th International Conference on Field Programmable Logic and Applications (FPL). 1–2. https://doi.org/10.1109/FPL.2015.7293990
[26]
Lukas Steiner, Matthias Jung, Felipe S. Prado, Kirill Bykov, and Norbert Wehn. 2020. DRAMSys4.0: A Fast and Cycle-Accurate SystemC/TLM-Based DRAM Simulator. In Embedded Computer Systems: Architectures, Modeling, and Simulation, Alex Orailoglu, Matthias Jung, and Marc Reichenbach (Eds.). Springer International Publishing, Cham, 110–126.
[27]
Christian Weis, Norbert Wehn, Loi Igor, and Luca Benini. 2011. Design space exploration for 3D-stacked DRAMs. In 2011 Design, Automation & Test in Europe. 1–6. https://doi.org/10.1109/DATE.2011.5763068
Index Terms
- Automatic DRAM Subsystem Configuration with irace
Recommendations
Evaluating random forest models for irace
GECCO '17: Proceedings of the Genetic and Evolutionary Computation Conference CompanionAutomatic algorithm configurators can greatly improve the performance of algorithms by effectively searching the parameter space. As algorithm configuration tasks can have large parameter spaces and the execution of candidate algorithm configurations is ...
Automatic (Offline) Configuration of Algorithms
GECCO Companion '15: Proceedings of the Companion Publication of the 2015 Annual Conference on Genetic and Evolutionary ComputationMost optimization algorithms, including evolutionary algorithms and metaheuristics, and general-purpose solvers for integer or constraint programming, have often many parameters that need to be properly configured (i.e., tuned) for obtaining the best ...
Capping methods for the automatic configuration of optimization algorithms
AbstractAutomatic configuration techniques are widely and successfully used to find good parameter settings for optimization algorithms. Configuration is costly, because it is necessary to evaluate many configurations on different instances. ...
Highlights- Novel capping methods for configuring optimization algorithms.
- An integration ...
Comments
Information & Contributors
Information
Published In
January 2023
94 pages
ISBN:9798400700453
DOI:10.1145/3579170
Copyright © 2023 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 13 April 2023
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Funding Sources
- German Federal Ministry of Education and Research (BMBF)
Conference
DroneSE and RAPIDO 2023
DroneSE and RAPIDO 2023: System Engineering for constrained embedded systems
January 17 - 18, 2023
Toulouse, France
Acceptance Rates
Overall Acceptance Rate 14 of 28 submissions, 50%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 62Total Downloads
- Downloads (Last 12 months)28
- Downloads (Last 6 weeks)0
Reflects downloads up to 27 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format