Abstract
Well island generation and well tap placement is an important problem in analog/mixed-signal (AMS) circuits. Well taps can only prevent latchups within a certain radius of influence within a well island, and hence must be appropriately inserted to cover all devices. However, existing automated AMS layout paradigms typically defer the insertion of well taps and creation of well islands to a post-processing step after placement. This alters the placement, resulting in increased area and wire length, as well as circuit performance degradation. Therefore, there is a strong need for a solution that generates well islands and inserts well taps during placement so the placer can account for well overheads in optimizing placement metrics. In this work, we propose a modular solution using a graph-based optimization scheme that can be used within multiple placement paradigms with minimal intrusion. We demonstrate the integration of this scheme into stochastic, analytical, and designer-driven row-based placement. The method is demonstrated in advanced FinFET technologies. Layouts generated using this scheme show better area, wire length, and performance metrics at the cost of a marginal runtime degradation when compared to the post-processing approach. Using our scheme, there is an average improvement of 3% and 4% and a maximum improvement of 23% and 11% in area and wirelength, respectively, of layouts of various classes of AMS circuits at the cost of 17% average and 29% maximum increase in total runtime.
- [1] . 2018. Cadence Virtuoso: Doing Placement in a Row-based Environment. Retrieved from https://community.cadence.com/cadence_blogs_8/b/cic/posts/virtuosity-doing-layout-in-a-row-based-environment.Google Scholar
- [2] . 2000. Modeling non-slicing floorplans with binary trees. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design.
DOI: Google ScholarCross Ref - [3] . 2003. Using red-black interval trees in device-level analog placement with symmetry constraints. In Proceedings of the Asia-South Pacific Design Automation Conference.
DOI: Google ScholarCross Ref - [4] . 2004. lp_solve 5.5, Open source (Mixed-Integer) Linear Programming system. Retrieved from http://lpsolve.sourceforge.net/5.5/.Google Scholar
- [5] . 2018. BAG2: A process-portable framework for generator-based AMS circuit design. In Proceedings of the IEEE Custom Integrated Circuits Conference.
DOI: Google ScholarCross Ref - [6] . 1991. KOAN/ANAGRAM II: New tools for device-level analog placement and routing. IEEE J. Solid-State Circ. 26, 3 (1991), 330–342.
DOI: Google ScholarCross Ref - [7] . 2020. ALIGN: A system for automating analog layout. IEEE Des. Test Comput. 38, 2 (2020).Google Scholar
- [8] . 2011. Modeling and understanding of external latchup in CMOS technologies Part I: Modeling latchup trigger current. IEEE Trans. Devices Mater. Reliab. 11, 3 (2011).
DOI: Google ScholarCross Ref - [9] . 1964. Function minimization by conjugate gradients. Comput. J. 7, 2 (1964), 149–154.Google ScholarCross Ref
- [10] . 2005. Bounding the number of minimal dominating sets: A measure and conquer approach. In Proceedings of the International Symposium on Algorithms and Computation.
DOI: Google ScholarDigital Library - [11] . 2021. LAYGO: A template-and-grid-based layout generation engine for advanced CMOS technologies. IEEE Trans. Circ. Syst. I 68, 3 (2021), 1012–1022.Google ScholarCross Ref
- [12] . 1983. Optimization by simulated annealing. Science 220, 4598 (1983), 671–680.
DOI: Google ScholarCross Ref - [13] . 2007. Linear programming-based cell placement with symmetry constraints for analog IC layout. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 26, 4 (2007), 659–668.
DOI: Google ScholarDigital Library - [14] . 1997. Planar topological routing. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 16, 6 (1997), 651–656.
DOI: Google ScholarDigital Library - [15] . 2022. Are analytical techniques worthwhile for analog IC placement? In Proceedings of Design, Automation and Test in Europe Conference.
DOI: Google ScholarCross Ref - [16] . 2018. Analog/mixed-signal design challenges in 7-nm CMOS and beyond. In Proceedings of the IEEE Custom Integrated Circuits Conference.
DOI: Google ScholarCross Ref - [17] . 2011. Simultaneous handling of symmetry, common centroid, and general placement constraints. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 30, 1 (2011), 85–95.
DOI: Google ScholarDigital Library - [18] . 1983. Single-layer routing for VLSI: Analysis and algorithms. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 2, 4 (1983), 246–259.
DOI: Google ScholarDigital Library - [19] . 2008. The sizing rules method for CMOS and bipolar analog integrated circuit synthesis. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 27, 12 (2008), 2209–2222.
DOI: Google ScholarDigital Library - [20] . 1995. Rectangle-packing-based module placement. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design.
DOI: Google ScholarCross Ref - [21] . 2010. Regularity-oriented analog placement with diffusion sharing and well island generation. In Proceedings of the Asia-South Pacific Design Automation Conference.
DOI: Google ScholarCross Ref - [22] . 1983. A method for solving the convex programming problem with convergence rate \(O(1/k^{2})\). Doklady Akademii Nauk SSSR 269, 3 (1983), 543–547.Google Scholar
- [23] . 2016. Layout-dependent effects-aware analytical analog placement. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 35, 8 (2016), 1243–1254.
DOI: Google ScholarDigital Library - [24] . 1987. Finding a maximum planar subset of a set of nets in a channel. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 6, 1 (1987), 93–94.
DOI: Google ScholarDigital Library - [25] . 2006. Analog placement with symmetry and other placement constraints. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design.
DOI: Google ScholarCross Ref - [26] . 1986. Latchup in CMOS Technology: The Problem and Its Cure. Kluwer Academic Publishers, Norwell, MA. Google ScholarCross Ref
- [27] . 2019. WellGAN: Generative-adversarial-network-guided well generation for analog/mixed-signal circuit layout. In Proceedings of the ACM/IEEE Design Automation Conference.Google ScholarDigital Library
- [28] . 2010. Structured analog circuit design and MOS transistor decomposition for high accuracy applications. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design.
DOI: Google ScholarCross Ref - [29] . 2022. Generative-adversarial-network-guided well-aware placement for analog circuits. In Proceedings of the Asia-South Pacific Design Automation Conference.
DOI: Google ScholarDigital Library - [30] . 2020. Effective analog/mixed-signal circuit placement considering system signal flow. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design.Google ScholarDigital Library
Index Terms
- A Generalized Methodology for Well Island Generation and Well-tap Insertion in Analog/Mixed-signal Layouts
Recommendations
Analog/Mixed-Signal Layout Optimization using Optimal Well Taps
ISPD '22: Proceedings of the 2022 International Symposium on Physical DesignWell island generation and well tap placement pose an important challenge in automated analog/mixed-signal (AMS) layout. Well taps prevent latchup within a radius of influence in a well island, and must cover all devices. Automated AMS layout flows ...
Accelerated design of analog, mixed-signal circuits in Titan
ISPD '09: Proceedings of the 2009 international symposium on Physical designAnalog circuits are designed in fundamentally different ways than their counterparts in the digital domain. However, two major trends have made analog and digital circuits mix and co-exist. First, high-performance analog circuits use digital parts and ...
Generative-Adversarial-Network-Guided Well-Aware Placement for Analog Circuits
2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)Generating wells for transistors is an essential challenge in analog circuit layout synthesis. While it is closely related to analog placement, very little research has explicitly considered well generation within the placement process. In this work, we ...
Comments