Abstract
As design complexity keeps increasing, the 2.5D field-programmable gate array (FPGA) with large logic capacity has become popular in modern circuit applications. A 2.5D FPGA consists of multiple dies connected through super long lines (SLLs) on an interposer. Each die contains heterogeneous logic blocks and ASIC-like clocking architectures to achieve better skew and timing. Existing works consider these problems separately and thus may lead to serious timing issues or routing failure. This article presents an analytical placement algorithm for the 2.5D FPGA to simultaneously minimize the number of inter-die SLL signals and intra-die clocking violations. Using a lifting dimension technique, we first formulate the 2.5D global placement problem as a three-dimensional continuous and differential minimization problem, where the SLL-aware block distribution is modeled by 3D Poisson’s equation and directly solved to obtain an analytical solution. Then, we further reformulate the minimization problem as a separable optimization problem with linear constraints. Based on the proximal alternating direction method of multipliers optimization method, we efficiently optimize the separable subproblems one by one in an alternating fashion. Finally, clock-aware legalization and detailed placement are applied to legalize and improve our placement results. Compared with the state-of-the-art works, experimental results show that our algorithm can resolve all clocking constraints and reduce the number of SLL crossing signals by 36.9% with similar wirelength in a comparable running time.
- [1] . 2019. Analytical placement with 3D Poisson’s equation and ADMM-based optimization for large-scale 2.5D heterogeneous FPGAs. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’19). IEEE, 1–8.Google ScholarCross Ref
- [2] . 2020. Clock-aware placement for large-scale heterogeneous FPGAs. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 39, 12 (2020), 5042–5055.Google ScholarCross Ref
- [3] . 2016. Multiple dice working as one: CAD flows and routing architectures for silicon interposer FPGAs. IEEE Trans. Very Large Scale Integr. Syst. 24, 5 (2016), 1821–1834.Google ScholarDigital Library
- [4] . 2020. Pin assignment optimization for multi-2.5D FPGA-based systems with time-multiplexed I/Os. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 40, 3 (2020), 494–506.Google ScholarCross Ref
- [5] . 2018. Placement strategies for 2.5D FPGA fabric architectures. In Proceedings of the 28th International Conference on Field Programmable Logic and Applications (FPL’18). IEEE, 16–164.Google ScholarCross Ref
- [6] . 2020. Cross-layer co-optimization of network design and chiplet placement in 2.5D systems. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 39, 12 (2020), 5183–5196.Google ScholarCross Ref
- [7] . 2018. Simultaneous partitioning and signals grouping for time-division multiplexing in 2.5D FPGA-based systems. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’18). IEEE, 1–7.Google ScholarDigital Library
- [8] Xilinx. [n.d.]. Retrieved from http://www.xilinx.com.Google Scholar
- [9] . 2017. UTPlaceF 3.0: A parallelization framework for modern FPGA global placement. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’17). IEEE, 922–928.Google Scholar
- [10] . 2017. Liquid: High quality scalable placement for large heterogeneous FPGAs. In Proceedings of the International Conference on Field Programmable Technology (ICFPT’17). IEEE, 17–24.Google ScholarCross Ref
- [11] . 2021. elfPlace: Electrostatics-based placement for large-scale heterogeneous FPGAs. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 41, 1 (2021), 155–168.Google ScholarDigital Library
- [12] . 2016. RippleFPGA: A routability-driven placement for large-scale heterogeneous FPGAs. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’16). IEEE, 1–8.Google ScholarDigital Library
- [13] . 2016. GPlace: A congestion-aware placement tool for ultrascale FPGAs. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’16). IEEE, 1–7.Google ScholarDigital Library
- [14] . 2018. Pin assignment optimization for multi-2.5D FPGA-based systems. In Proceedings of International Symposium on Physical Design. 106–113.Google ScholarDigital Library
- [15] . 2001. Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer, October 9 2001. US Patent 6,301,693.Google Scholar
- [16] . 2005. An efficient and effective detailed placement algorithm. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’05). 48–55.Google Scholar
- [17] . 1981. An efficient algorithm for the two-dimensional placement problem in electrical circuit layout. IEEE Trans. Circ. Syst. 28, 1 (1981), 12–18.Google ScholarCross Ref
- [18] . 2013. An analytical placement framework for 3D ICs and its extension on thermal awareness. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 32, 4 (2013), 510–523.Google ScholarDigital Library
- [19] . 2013. TSV-aware analytical placement for 3-D IC designs based on a novel weighted-average wirelength model. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 32, 4 (2013), 497–509.Google ScholarDigital Library
- [20] . 2012. Unified analytical global placement for large-scale mixed-size circuit designs. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 31, 9 (2012), 1366–1378.Google ScholarDigital Library
- [21] . 2016. ePlace-3D: Electrostatics based placement for 3D-ICs. In Proceedings of International Symposium on Physical Design. 11–18.Google ScholarDigital Library
- [22] IBM-PLACE. [n.d.]. Retrieved from http://er.cs.ucla.edu/benchmarks/ibm-place.Google Scholar
- [23] . 2018. Analytical solution of Poisson’s equation and its application to VLSI global placement. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’18). 2:1–2:8.Google ScholarDigital Library
- [24] . 2008. NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 27, 7 (2008), 1228–1240.Google ScholarDigital Library
- [25] . 2018. Novel proximal group ADMM for placement considering fogging and proximity effects. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’18). 3:1–3:7.Google ScholarDigital Library
- [26] . 2011. Distributed optimization and statistical learning via the alternating direction method of multipliers. Found. Trends Mach. Learn. 3, 1 (2011), 1–122.Google ScholarDigital Library
- [27] . 2000. Alternating direction method with self-adaptive penalty parameters for monotone variational inequalities. J. Optim. Theory Appl. 106, 2 (2000), 337–356.Google ScholarDigital Library
- [28] . 2014. On the linear convergence of the ADMM in decentralized consensus optimization. IEEE Trans. Signal Process. 62, 7 (2014), 1750–1761.Google ScholarDigital Library
- [29] . 1972. Determination approchée d’un point fixe d’une application pseudo-contractante. Compte Rendu Academic des Science de Paris (1972), 163–165.Google Scholar
- [30] . 1992. On the Douglas-Rachford splitting method and the proximal point algorithm for maximal monotone operators. Math. Program. 55, 3 (1992), 293–318.Google ScholarCross Ref
- [31] . 2003. Convergence analysis of a class of nonlinear penalization methods for constrained optimization via first-order necessary optimality conditions. J. Optim. Theory Appl. 116, 2 (2003), 311–332.Google ScholarCross Ref
- [32] . 2017. Clock-aware FPGA placement contest. In Proceedings of International Symposium on Physical Design. 159–164.Google ScholarDigital Library
- [33] . 2015. ePlace: Electrostatics-based placement using fast fourier transform and Nesterov’s method. ACM Trans. Design Autom. Electr. Syst. 20, 2 (2015), 1–34.Google ScholarDigital Library
Index Terms
- Analytical Placement with 3D Poisson’s Equation and ADMM-based Optimization for Large-scale 2.5D Heterogeneous FPGAs
Recommendations
TSV-aware analytical placement for 3D IC designs
DAC '11: Proceedings of the 48th Design Automation ConferenceThrough-silicon vias (TSVs) are required for transmitting signals among different dies for the three-dimensional integrated circuit (3D IC) technology. The significant silicon areas occupied by TSVs bring critical challenges for 3D IC placement. Unlike ...
Routing-architecture-aware analytical placement for heterogeneous FPGAs
DAC '15: Proceedings of the 52nd Annual Design Automation ConferencePlacement is a crucial stage for FPGA implementation. Most FPGA placers optimize their placement results by minimizing half-perimeter wirelength (HPWL). Due to the segmented routing architecture in FPGAs, however, the HPWL function cannot model routed ...
Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs
DAC '08: Proceedings of the 45th annual Design Automation ConferenceRoutability is a challenging cost metric for modern large-scale mixed-size placement. Most existing routability-driven placement algorithms apply whitespace allocation to relieve the routing congestion. Nevertheless, we observe that whitespace ...
Comments