Noah Mogensen
ABSTRACT
Nand2Tetris is a popular introduction to digital logic and computer organization that uses a simplified hardware description language (HDL) to program a hardware simulator. The stripped-down HDL allows students to focus on concepts over ceremony, but does not support running designs on real, physical devices such as FPGAs. In contrast, designs written in an industrial-strength language such as VHDL or Verilog can be run on FPGAs, but are burdened with a significant learning curve. WHiDL is a source-to-source compiler that translates Nand2Tetris HDL to VHDL. The conversion to VHDL allows HDL programs to be run on an FPGA while retaining the simplicity of the original HDL.
- Cruz Izu. 2020. Extending a CPU Design Project to Reinforce Learning. In Proceedings of the 2020 ACM Conference on Innovation and Technology in Computer Science Education. 547--548.Google Scholar
Digital Library
- Noam Nissan and Shimon Schocken. 2017. Official nand2tetris website. https://www.nand2tetris.org/ Accessed 2022-06--22.Google Scholar
- Shimon Schocken, Noam Nisan, and Michal Armoni. 2009. A Synthesis Course in Hardware Architecture, Compilers, and Software Engineering. In Proceedings of the 40th ACM Technical Symposium on Computer Science Education (Chattanooga, TN, USA) (SIGCSE '09). Association for Computing Machinery, New York, NY, USA, 443--447. https://doi.org/10.1145/1508865.1509021 ioGoogle ScholarDigital Library
Index Terms
- Transpiling Nand2Tetris to VHDL for Teaching Digital Logic
Recommendations
Mapping Hierarchical Multiple File VHDL Kernels onto an SRC-7 High Performance Reconfigurable Computer
HPCMP-UGC '10: Proceedings of the 2010 DoD High Performance Computing Modernization Program Users Group ConferenceThe increasing computational requirements of today's software systems have led researchers to investigate ways of accelerating military and scientific computing applications. Contemporary field programmable gate arrays (FPGAs) are now equipped with ...
Use of VHDL within a System Level Design Flow
VIUF '97: Proceedings of the 1997 VHDL International User's Forum (VIUF '97)The Automation Systems group at IFAT is working at a HW/SW codesign methodology, which is based on the formal description technique SDL. The methodology uses SDL at system level and VHDL and C for implementation specification. In this document the ...
A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations
Signal processors exploiting ASIC acceleration suffer from sky-rocketing manufacturing costs and long design cycles. FPGA-based systems provide a programmable alternative for exploiting computation parallelism, but the flexibility they provide is not as ...
Comments