research-article

Fast Area Optimization Approach for XNOR/OR-based Fixed Polarity Reed-Muller Logic Circuits based on Multi-strategy Wolf Pack Algorithm

Authors:

Xiang WangAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems, Volume 28, Issue 3

Article No.: 45, Pages 1 - 16

https://doi.org/10.1145/3587818

Published: 18 April 2023 Publication History

Abstract

Area optimization is one of the most important contents of circuits logic synthesis. The smaller area has stronger testability and lower cost. However, searching for a circuit with the smallest area in a large-scale space of polarity is a combinatorial optimization problem. The existing optimization approaches are inefficient and do not consider the time cost. In this paper, we propose a multi-strategy wolf pack algorithm (MWPA) to solve high-dimension combinatorial optimization problems. MWPA performs global search based on the proposed global exploration strategy, extends the search area based on the Levy flight strategy, and performs local search based on the proposed deep exploitation strategy. In addition, we propose a fast area optimization approach (FAOA) for fixed polarity Reed-Muller (FPRM) logic circuits based on MWPA, which searches the best polarity corresponding to a FPRM circuit. The experimental results confirm that FAOA is highly effective and can be used as a promising EDA tool.

References

[1]

W. Lei and X. Guangjun. 2020. A novel XOR/XNOR structure for modular design of QCA circuits. IEEE Transactions on Circuits and Systems II: Express Briefs 67, 12 (2020), 3327–3331.

[2]

A. L. Muath, A. Heba, BM, and Mahmoud A. 2017. An efficient heterogeneous memristive XNOR for InMemory computing. IEEE Transactions on Circuits and Systems I: Regular Papers 64, 9 (2017), 2427–2437.

[3]

Mozammel H. A. Khan. 2014. Design of reversible synchronous sequential circuits using pseudo Reed-Muller expressions. IEEE Transactions on Very Large Scale Integration Systems 22, 11 (2014), 2278–2286.

[4]

C. Cicero and N. Victor. 2016. The next-to-minimal weights of binary projective Reed-Muller codes. IEEE Transactions on Information Theory 62, 11 (2016), 6300–6303.

Digital Library

[5]

D. L. Bu and J. H. Jiang. 2016. Pareto dominance based area and reliability optimization of MPRM circuits. Acta Electronica Sinica 44, 11 (2016), 2653–2659.

[6]

A. Nabila, S. Mathias, W. Robert, and R. Drechsler. 2013. Exact template matching using Boolean satisfiability. IEEE 43rd International Symposium on Multiple-Valued Logic (2013), 328–333.

Digital Library

[7]

Z. X. He et al. 2021. Delay optimization for ternary fixed polarity Reed–Muller circuits based on multilevel adaptive quantum genetic algorithm. Int. J. Intell. Syst. 36, 10 (2021), 5981–6006.

Digital Library

[8]

Z. X. He et al. 2019. Fast minimization of fixed polarity Reed-Muller expressions. IEEE Access 7 (2019), 24843–24851.

[9]

D. Apangshu. 2018. Area-Power-Temperature A ware AND-XOR network synthesis based on shared mixed polarity reed-muller expansion. Int. J. Intell. Syst. 10, 12 (2018), 35–46.

[10]

X. Wang, R. Zhang, and W. K. Wang. 2015. Polarity searching for MPRM logic circuits based on improved adaptive genetic algorithm. IEEE Conference on Autonomic and Trusted Computing. 1354–1358.

[11]

H. W. Chen et al. 2021. Logic gates based on neuristors made from two-dimensional materials. Nature Electronics 4 (2021), 399–404.

[12]

Y. H. Zhou, Z. X. He, T. Wang, Z. S. Huo, L. M. Xiao, and X. Wang. 2022. Area and power optimization approach for mixed polarity Reed–Muller logic circuits based on multi-strategy bacterial foraging algorithm. Applied Soft Computing, Early Access (2022). DOI:

Digital Library

[13]

R. Drechsler, M. Theobald, and B. Becker. 1996. Fast OFDD-based minimization of fixed polarity Reed-Muller expressions. IEEE Trans. Comput. 45, 11 (1996), 1294–1299.

Digital Library

[14]

R. Drechsler, B. Becker, and N. Drechsler. 2000. Genetic algorithm for minimisation of fixed polarity Reed-Muller expressions. IEEE Proceedings-Computers and Digital Techniques 147, 5 (2000), 349–353.

[15]

U. Kalay, D. V. Hall, and M. A. Perkowski. 2000. A minimal universal test set for self-test of EXOR-Sum-of-Products Circuits. IEEE Trans. Comput. 49, 3 (2000), 267.

Digital Library

[16]

H. Z. Yu, P. J. Wang, and H. H. Zhang. 2017. Optimization of MPRM circuits based on ternary diversity particle swarm optimization. Acta Electronica Sinica 45, 7 (2017), P1601–1607.

[17]

D. A. Apangshu, Y. C. Hareesh, and S. N. Pradhan. 2020. NSGA-II Based thermal-aware mixed polarity dual Reed-Muller network synthesis using parallel tabular technique. Journal of Circuits, Systems and Computers 29, 15 (2020), 2020008.

[18]

X. Wang, Y. Lu, and Y. Zhang. 2013. Probabilistic modeling during power estimation for mixed polarity Reed-Muller logic circuits. In: Proceedings of IEEE International Conference on Green Computing and Communications. 1414–1418.

Digital Library

[19]

H. S. Wu, F. M. Zhang, and L. S. Wu. 2013. New swarm intelligence algorithm-Wolf Pack algorithm. Systems Engineering and Electronics 35, 11 (2013), 2430–2438.

[20]

H. L. Xing, X. Y. Zhou, X. H. Wang, S. X. Luo, P. L. Dai, K. Li, and H. Yang. 2019. An integer encoding Grey Wolf Optimizer for virtual network function placement. Applied Soft Computing Journal 76, 1 (2019), 575–594.

Digital Library

[21]

W. H. Liang, J. H. He, S. X. Wang, L. Yang, and F. Chen. 2019. Improved cluster collaboration algorithm based on wolf pack behavior. Cluster Computing 22 (2019), 6181–6196.

[22]

A. Utkarsh, A. Jatin, S. Rahul, G. Deepak, K. Ashish, and K. Aditya. 2020. Hybrid Wolf-Bat algorithm for optimization of connection weights in multi-layer perceptron. ACM Transactions on Multimedia Computing, Communications, and Applications 16 (2020), 1–20.

[23]

S. Mirjalili, S. M. Mirjalili, and A. Lewis. 2014. Grey wolf optimizer. Advances in Engineering Software 69 (2014), 46–61.

Digital Library

[24]

R. Jensi and J. J. G. Wiselin. 2016. An enhanced Particle Swarm Optimization with Levy flight for global optimization. Applied Soft Computing 43 (2016), 248–261.

Digital Library

[25]

F. Xiao, M. Hisayoshi, and K. Seiichiro. 2021. Differential evolutionary algorithm with local search for the adaptive periodic-disturbance observer adjustment. IEEE Transactions on Industrial Electronics 68, 12 (2021), 12504–12512.

[26]

P. Li, R. X. Li, Y. Cao, D. Y. Li, and G. Xie. 2018. Multiobjective sizing optimization for island microgrids using a triangular aggregation model and the Levy-Harmony algorithm. IEEE Transactions on Industrial Informatics 14, 8 (2018), 3495–3505.

[27]

W. Long, S. H. Cai, J. J. Jiao, and T. B. Wu. 2019. An improved Grey Wolf Optimization algorithm. Acta Electronica Sinica 47, 01 (2019), 169–175.

[28]

Kazem Meidani, AmirPouya Hemmasian, Seyedali Mirjalili, and Amir Barati Farimani. 2022. Adaptive grey wolf optimizer. Neural Computing and Applications 34, 10 (2022), 7711–7731.

Digital Library

[29]

Y. Jin and J. K. Hao. 2019. Solving the Latin square completion problem by memetic graph coloring. IEEE Transactions on Evolutionary Computation 23, 6 (2019), 1015–1028.

Digital Library

[30]

Richard S. Barr, Fred Glover, Toby Huskinson, and Gary Kochenberger. 2021. An extreme-point tabu-search algorithm for fixed-charge network problems. Networks 77, 2 (2021), 322–340.

[31]

Y. Zhou, Z. He, et al. 2022. An efficient power optimization approach for fixed polarity Reed-Muller logic circuits based on metaheuristic optimization algorithm. IEEE Trans. Comput. Aid D., early access.

[32]

Y. Saeyang. 1991. Logic synthesis and optimization benchmarks user guide version 3.0. In: MCNC International Workshop on Logic Synthesis (1991), 1–44.

Cited By

Zhou YJiang JHe ZZhang YChen CShi ZZhang WYang K(2025)An Efficient Area and Reliability Optimization Method for MPRM Circuits Based on High-dimensional Genetic AlgorithmACM Transactions on Design Automation of Electronic Systems10.1145/371259130:2(1-22)Online publication date: 17-Jan-2025
https://dl.acm.org/doi/10.1145/3712591
Wu XLiu HWang PLiu LHe Z(2024)A Power Optimization Approach for Large-scale RM-TB Dual Logic Circuits Based on an Adaptive Multi-Task Intelligent AlgorithmACM Transactions on Design Automation of Electronic Systems10.1145/367703329:5(1-27)Online publication date: 10-Jul-2024
https://dl.acm.org/doi/10.1145/3677033

Index Terms

Fast Area Optimization Approach for XNOR/OR-based Fixed Polarity Reed-Muller Logic Circuits based on Multi-strategy Wolf Pack Algorithm
1. Hardware
  1. Electronic design automation
    1. Logic synthesis
      1. Circuit optimization

Recommendations

Area and power optimization for Fixed Polarity Reed–Muller logic circuits based on Multi-strategy Multi-objective Artificial Bee Colony algorithm
Abstract
Area and power optimization of Fixed Polarity Reed–Muller (FPRM) circuits has received a lot of attention. Polarity optimization for FPRM circuits is essentially a binary multi-objective optimization problem. However, the existing area and power ...
An area optimization approach taking into account polarity conversion sequence
Abstract
At present, area has become one of the main bottlenecks restricting the development of EDA. The area optimization for XNOR/OR-based fixed polarity Reed–Muller (FPRM) circuits aims to find an FPRM circuit with a minimum area. Because the area ...
Highlights
- A hybrid genetic algorithm is proposed to solve the switching sequence problem.
- An adaptive bacterial foraging algorithm is proposed to solve the combinatorial problem.
- An area optimization approach for FPRM logic circuits is ...
Area and power optimization approach for mixed polarity Reed–Muller logic circuits based on multi-strategy bacterial foraging algorithm
Abstract
Area and power optimization have become the primary constraints in chip design. Existing area and power optimization approaches have poor optimization performance and high CPU time in logic circuits with multiple inputs. To solve this problems, ...
Highlights
- A fast nondominated add procedure is proposed.
- A multi-strategy bacterial foraging algorithm for multi-objective optimization is proposed.
- An area and power optimization approach for MPRM logic circuits is proposed.

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 28, Issue 3

May 2023

456 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/3587887

Editor:
X. Sharon Hu
University of Notre Dame, USA

Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 18 April 2023

Online AM: 14 March 2023

Accepted: 14 February 2023

Revised: 13 November 2022

Received: 08 July 2022

Published in TODAES Volume 28, Issue 3

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

National Natural Science Foundation of China
Central Government Guides Local Science and Technology Development Fund Project
Natural Science Foundation of Hebei Province
Hebei Youth Talents Support Project
Science and Technology Research Projects of Higher Education Institutions in Hebei Province
Basic Scientific Research Funds Research Project of Hebei Provincial Colleges and Universities
Key R&D Program of Hebei Province

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
193
Total Downloads

Downloads (Last 12 months)76
Downloads (Last 6 weeks)12

Reflects downloads up to 01 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Zhou YJiang JHe ZZhang YChen CShi ZZhang WYang K(2025)An Efficient Area and Reliability Optimization Method for MPRM Circuits Based on High-dimensional Genetic AlgorithmACM Transactions on Design Automation of Electronic Systems10.1145/371259130:2(1-22)Online publication date: 17-Jan-2025
https://dl.acm.org/doi/10.1145/3712591
Wu XLiu HWang PLiu LHe Z(2024)A Power Optimization Approach for Large-scale RM-TB Dual Logic Circuits Based on an Adaptive Multi-Task Intelligent AlgorithmACM Transactions on Design Automation of Electronic Systems10.1145/367703329:5(1-27)Online publication date: 10-Jul-2024
https://dl.acm.org/doi/10.1145/3677033

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Full Text

View this article in Full Text.

HTML Format

View this article in HTML Format.

Figures

Tables

Media

View full text|Download PDF

View Issue’s Table of Contents