research-article

CBDC-PUF: A Novel Physical Unclonable Function Design Framework Utilizing Configurable Butterfly Delay Chain Against Modeling Attack

Authors:

Zibin DaiAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems, Volume 28, Issue 5

Article No.: 78, Pages 1 - 17

https://doi.org/10.1145/3588435

Published: 08 September 2023 Publication History

Abstract

Physical unclonable function (PUF) is a promising security-based primitive, which provides an extremely large number of responses for key generation and authentication applications. Various PUFs have been developed as central building blocks in cryptographic protocols and security architectures, however, the existing PUFs and their improvements are still vulnerable to modeling attacks (MA) with refined machine learning algorithms. In this article, a configurable butterfly delay chain-based PUF design framework is proposed to meet the requirements of randomness, reliability, uniqueness, and MA-resistance metrics. A configurable butterfly delay chain is introduced to create multiple pairs of symmetric paths and a strong PUF relying on the intrinsic delay fluctuations of two identical paths is built. Furthermore, a secure hash function is used to insert non-linearities into the PUF, and a BCH-based error correction algorithm is utilized to recover the actual responses under noisy environments. The proposed PUF is implemented on Xilinx FPGAs and three machine learning algorithms are used to evaluate the resistance against MA. Experimental results show that the randomness, reliability, and uniqueness of the proposed PUF are close to the ideal value (49.6%, 99.9%, and 49.9%, respectively), and the prediction accuracy reaches 50% that indicating a desirable resilient to MA.

References

[1]

Kang Yang, Liqun Chen, Zhenfeng Zhang, Christopher J. P. Newton, Bo Yang, and Li Xi. 2021. Direct anonymous attestation with optimal TPM signing efficiency. IEEE Transactions on Information Forensics and Security 16 (2021), 2260–2275. DOI:

Digital Library

[2]

Daihyun Lim, J. W. Lee, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas. 2005. Extracting secret keys from integrated circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13, 10 (2005), 1200–1205. DOI:

Digital Library

[3]

Rashid Ali, Haoyuan Ma, Zhengyi Hou, Deming Zhang, Erya Deng, and You Wang. 2021. A reconfigurable arbiter MPUF with high resistance against machine learning attack. IEEE Transactions on Magnetics 57, 10 (2021), 1–7. DOI:

[4]

Durga Prasad Sahoo, Debdeep Mukhopadhyay, Rajat Subhra Chakraborty, and Phuong Ha Nguyen. 2018. A multiplexer-based arbiter PUF composition with enhanced reliability and security. IEEE Transactions on Computers 67, 3 (2018), 403–417. DOI:

[5]

Mehrdad Majzoobi, Farinaz Koushanfar, and Miodrag Potkonjak. 2009. Techniques for design and implementation of secure reconfigurable PUFs. ACM Transactions on Reconfigurable Technology and Systems 2, 1, Article 5 (2009), 33 pages. DOI:

Digital Library

[6]

Phuong Ha Nguyen, Durga Prasad Sahoo, Rajat Subhra Chakraborty, and Debdeep Mukhopadhyay. 2015. Efficient attacks on robust ring oscillator PUF with enhanced challenge-response set. In Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition. 641–646.

Digital Library

[7]

Ding Deng, Shen Hou, Zhenyu Wang, and Yang Guo. 2020. Configurable ring oscillator PUF using hybrid logic gates. IEEE Access 8 (2020), 161427–161437. DOI:

[8]

Jorge Guajardo, Sandeep S. Kumar, Geert-Jan Schrijen, and Pim Tuyls. 2007. Physical unclonable functions and public-key crypto for FPGA IP protection. In Proceedings of the 2007 International Conference on Field Programmable Logic and Applications. 189–195. DOI:

[9]

Fadi Farha, Huansheng Ning, Karim Ali, Liming Chen, and Christopher Nugent. 2021. SRAM-PUF-based entities authentication scheme for resource-constrained IoT devices. IEEE Internet of Things Journal 8, 7 (2021), 5904–5913. DOI:

[10]

Peter Simons, Erik van der Sluis, and Vincent van der Leest. 2012. Buskeeper PUFs, a promising alternative to D flip-flop PUFs. In Proceedings of the 2012 IEEE International Symposium on Hardware-Oriented Security and Trust. 7–12. DOI:

[11]

Naoya Torii, Dai Yamamoto, and Tsutomu Matsumoto. 2016. Evaluation of latch-based PUFs implemented on 40 nm ASICs. In Proceedings of the 2016 4th International Symposium on Computing and Networking. 642–648. DOI:

[12]

Yinglei Wang, Wing-kei Yu, Shuo Wu, Greg Malysa, G. Edward Suh, and Edwin C. Kan. 2012. Flash memory for ubiquitous hardware security functions: True random number generation and device fingerprints. In Proceedings of the 2012 IEEE Symposium on Security and Privacy. 33–47. DOI:

Digital Library

[13]

S. Larimian, M. R. Mahmoodi, and D. B. Strukov. 2020. Lightweight integrated design of PUF and TRNG security primitives based on eFlash memory in 55-nm CMOS. IEEE Transactions on Electron Devices 67, 4 (2020), 1586–1592. DOI:

[14]

Intrinsic ID 2023. Physical unclonable function IP. Retrieved January 2023 from https://www.intrinsic-id.com.

[15]

Xilinx 2023. Physically unclonable function in Zynq UltraScale+ devices. Retrieved January 2023 from https://www.xilinx.com.

[16]

Karim Lounis and Mohammad Zulkernine. 2021. T2T-MAP: A PUF-based thing-to-thing mutual authentication protocol for IoT. IEEE Access 9 (2021), 137384–137405. DOI:

[17]

MD. Tauhidur Rahman, Fahim Rahman, Domenic Forte, and Mark Tehranipoor. 2016. An aging-resistant RO-PUF for reliable key generation. IEEE Transactions on Emerging Topics in Computing 4, 3 (2016), 335–348. DOI:

[18]

Peiqi Sun and Aijiao Cui. 2019. A new pay-per-use scheme for the protection of FPGA IP. In Proceedings of the 2019 IEEE International Symposium on Circuits and Systems. 1–5. DOI:

[19]

Yulong Yan, Zhuo Zou, Hui Xie, Yu Gao, and Lirong Zheng. 2021. An IoT-based anti-counterfeiting system using visual features on QR code. IEEE Internet of Things Journal 8, 8 (2021), 6789–6799. DOI:

[20]

Sergey Morozov, Abhranil Maiti, and Patrick Schaumont. 2009. A comparative analysis of delay based PUF implementations on FPGA. IACR Cryptology ePrint Archive 2009 (012009), 629.

[21]

Xiumin Xu, Huaguo Liang, Zhengfeng Huang, Cuiyun Jiang, Yiming Ouyang, Xiangsheng Fang, Tianming Ni, and Maoxiang Yi. 2017. A highly reliable butterfly PUF in SRAM-based FPGAs. IEICE Electronics Express 14, 14 (2017), 20170551–20170551. DOI:

[22]

Sandeep S. Kumar, Jorge Guajardo, Roel Maes, Geert-Jan Schrijen, and Pim Tuyls. 2008. Extended abstract: The butterfly PUF protecting IP on every FPGA. In Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust. 67–70. DOI:

Digital Library

[23]

Pranesh Santikellur and Rajat Subhra Chakraborty. 2021. A computationally efficient tensor regression network-based modeling attack on XOR arbiter PUF and its variants. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40, 6 (2021), 1197–1206. DOI:

[24]

Nimesh Shah, Durba Chatterjee, Brojogopal Sapui, Debdeep Mukhopadhyay, and Arindam Basu. 2021. Introducing recurrence in strong PUFs for enhanced machine learning attack resistance. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 11, 2 (2021), 319–332. DOI:

[25]

Siarhei S. Zalivaka, Alexander A. Ivaniuk, and Chip-Hong Chang. 2019. Reliable and modeling attack resistant authentication of arbiter PUF in FPGA implementation with trinary quadruple response. IEEE Transactions on Information Forensics and Security 14, 4 (2019), 1109–1123. DOI:

Digital Library

[26]

Chris H. Kim, Anoop Koyily, Chen Zhou, and Keshab K. Parhi.2018. Predicting soft-response of MUX PUFs via logistic regression of total delay difference. In Proceedings of the 2018 IEEE International Symposium on Circuits and Systems. 1–5. DOI:

[27]

Urbi Chatterjee, Soumi Chatterjee, Debdeep Mukhopadhyay, and Rajat Subhra Chakraborty. 2020. Machine learning assisted PUF calibration for trustworthy proof of sensor data in IoT. ACM Transactions on Design Automation of Electronic Systems 25, 4, Article 32 (Jun2020), 21 pages. DOI:

Digital Library

[28]

Jin Miao, Meng Li, Subhendu Roy, Yuzhe Ma, and Bei Yu. 2018. SD-PUF: Spliced digital physical unclonable function. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 5 (2018), 927–940. DOI:

[29]

Zhiyang Guo, Qiang Wu, Jiliang Zhang, Chaoqun Shen, and Wanli Chang. 2021. CT PUF: Configurable tristate PUF against machine learning attacks for IoT security. IEEE Internet of Things Journal 9, 16 (2021), 1–1. DOI:

[30]

Jae W. Lee, Daihyun Lim, Blaise Gassend, G. Edward Suh, Marten van Dijk, and Srinivas Devadas. 2004. A technique to build a secret key in integrated circuits for identification and authentication applications. In Proceedings of the 2004 Symposium on VLSI Circuits. 176–179. DOI:

[31]

Mohammed Saeed Alkatheiri and Yu Zhuang. 2017. Towards fast and accurate machine learning attacks of feed-forward arbiter PUFs. In Proceedings of the 2017 IEEE Conference on Dependable and Secure Computing. 181–187. DOI:

[32]

Ulrich Rührmair, Jan Sölter, Frank Sehnke, Xiaolin Xu, Ahmed Mahmoud, Vera Stoyanova, Gideon Dror, Jürgen Schmidhuber, Wayne Burleson, and Srinivas Devadas. 2013. PUF modeling attacks on simulated and silicon data. IEEE Transactions on Information Forensics and Security 8, 11 (2013), 1876–1891. DOI:

Digital Library

[33]

Mehrdad Majzoobi, Farinaz Koushanfar, and Miodrag Potkonjak. 2008. Testing techniques for hardware security. In Proceedings of the 2008 IEEE International Test Conference. 1–10. DOI:

[34]

Ulrich Rührmair, Xiaolin Xu, Jan Sölter, Ahmed Mahmoud, Mehrdad Majzoobi, Farinaz Koushanfar, and Wayne Burleson. 2014. Efficient power and timing side channels for physical unclonable functions. In Cryptographic Hardware and Embedded Systems – CHES 2014. Lejla Batina and Matthew Robshaw (Eds.), Springer Berlin Heidelberg, Berlin, 476–492.

[35]

Chao Qun Liu, Yuan Cao, and Chip Hong Chang. 2017. ACRO-PUF: A low-power, reliable and aging-resilient current starved inverter-based ring oscillator physical unclonable function. IEEE Transactions on Circuits and Systems I: Regular Papers 64, 12 (2017), 3138–3149. DOI:

[36]

Fathi Amsaad, Ahmed Oun, Mohammed Y. Niamat, Abdul Razaque, Selcuk Kose, Mohamed Mahmoud, Waleed Alasmary, and Fawaz Alsolami. 2021. Enhancing the performance of lightweight configurable PUF for robust IoT hardware-assisted security. IEEE Access 9 (2021), 136792–136810. DOI:

[37]

Abdelkarim Cherkaoui, Lilian Bossuet, and Cédric Marchand. 2016. Design, evaluation, and optimization of physical unclonable functions based on transient effect ring oscillators. IEEE Transactions on Information Forensics and Security 11, 6 (2016), 1291–1305. DOI:

Digital Library

[38]

Jiliang Zhang, Xiao Tan, Yuanjing Zhang, Weizheng Wang, and Zheng Qin. 2018. Frequency offset-based ring oscillator physical unclonable function. IEEE Transactions on Multi-Scale Computing Systems 4, 4 (2018), 711–721. DOI:

[39]

Bin Tang, Yaping Lin, and Jiliang Zhang. 2014. Improving the reliability of RO PUF using frequency offset. In Proceedings of the 2014 International Conference on Field-Programmable Technology. 338–341. DOI:

[40]

Mahshid Delavar, Sattar Mirzakuchaki, and Javad Mohajeri. 2016. A ring oscillator-based PUF with enhanced challenge-response pairs. Canadian Journal of Electrical and Computer Engineering 39, 2 (2016), 174–180. DOI:

[41]

Abhranil Maiti, Inyoung Kim, and Patrick Schaumont. 2012. A robust physical unclonable function with enhanced challenge-response set. IEEE Transactions on Information Forensics and Security 7, 1 (2012), 333–345. DOI:

Digital Library

[42]

Vincent van der Leest, Geert-Jan Schrijen, Helena Handschuh, and Pim Tuyls. 2010. Hardware intrinsic security from D flip-flops. In Proceedings of the 5th ACM Workshop on Scalable Trusted Computing. ACM, New York, NY, 53–62. DOI:

Digital Library

[43]

S. Hemavathy and V. S. Kanchana Bhaaskaran. 2021. Double edge-triggered tristate flip-flop physical unclonable function for secure IoT ecosystem. In Proceedings of the 2021 IEEE International Symposium on Smart Electronic Systems. 44–47. DOI:

[44]

Dooyoung Kim, Mahammad Adil Ansari, Jihun Jung, and Sungju Park. 2015. Scan-PUF: PUF elements selection methods for viable IC identification. In Proceedings of the 2015 IEEE 24th Asian Test Symposium. 121–126. DOI:

Digital Library

[45]

Sying-Jyan Wang, Chin-Hung Lien, and Katherine Shu-Min Li. 2018. Register PUF with no power-up restrictions. In Proceedings of the 2018 IEEE International Symposium on Circuits and Systems. 1–5. DOI:

[46]

Yu Zheng, Aswin Raghav Krishna, and Swarup Bhunia. 2013. ScanPUF: Robust ultralow-overhead PUF using scan chain. In Proceedings of the 2013 18th Asia and South Pacific Design Automation Conference. 626–631. DOI:

[47]

Sergei Skorobogatov. 2017. How microprobing can attack encrypted memory. In Proceedings of the 2017 Euromicro Conference on Digital System Design. 244–251. DOI:

[48]

Jerome Di Battista, Philippe Perdu, Jean-Christophe Courrege, Bruno Rouzeyre, and Lionel Torres. 2009. Validation of differential light emission analysis on FPGA. In Proceedings of the 2009 3rd International Conference on Signals, Circuits and Systems. 1–5. DOI:

[49]

F. Poucheret, K. Tobich, M. Lisarty, L. Chusseauz, B. Robissonx, and P. Maurine. 2011. Local and direct EM injection of power into CMOS integrated circuits. In Proceedings of the 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography. 100–104. DOI:

Digital Library

[50]

Feifei Cai, Guoqiang Bai, Huizhi Liu, and Xiaobo Hu. 2016. Optical fault injection attacks for flash memory of smartcards. In Proceedings of the 2016 6th International Conference on Electronics Information and Emergency Communication. 46–50. DOI:

[51]

Jose Garcia Gervacio and Victor Champac. 2018. Timing Performance of Nanometer Digital Circuits Under Process Variations. Springer International Publishing.

[52]

Chongyao Xu, Jieyun Zhang, Man-Kay Law, Yang Jiang, Xiaojin Zhao, Pui-In Mak, and Rui P. Martins. 2021. Modeling attack resistant strong PUF exploiting obfuscated interconnections with <0.83% bit-error rate. In Proceedings of the 2021 IEEE Asian Solid-State Circuits Conference. 1–3. DOI:

[53]

Blaise Gassend, Marten Van Dijk, Dwaine Clarke, Emina Torlak, Srinivas Devadas, and Pim Tuyls. 2008. Controlled physical random functions and applications. ACM Transactions on Information and System Security 10, 4, Article 3 (Jan2008), 22 pages. DOI:

Digital Library

[54]

Mohd Syafiq Mispan, Haibo Su, Mark Zwolinski, and Basel Halak. 2018. Cost-efficient design for modeling attacks resistant PUFs. In Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition. 467–472. DOI:

[55]

Nuclei 2022. Nuclei RISC-V evaluation board MCU200T. Retrieved January 2023 from https://www.nucleisys.com.

[56]

Gang Li, Pengjun Wang, Xuejiao Ma, Yijian Shi, Bo Chen, and Yuejun Zhang. 2021. A multimode configurable physically unclonable function with bit-instability-screening and power-gating strategies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 29, 1 (2021), 100–111. DOI:

[57]

James Nechvatal, Miles Smid, Elaine Barker, Stefan Leigh, Mark Levenson, Mark Vangel, David Banks, Alan Heckert, James Dray, San Vo, Andrew Rukhin, and Juan Soto. 2010. A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications (rev. 1a ed.). National Institute of Standards and Technology, Gaithersburg, MD, 131.

[58]

Rashid Ali, Deming Zhang, Hao Cai, Weisheng Zhao, and You Wang. 2022. A machine learning attack-resilient strong PUF leveraging the process variation of MRAM. IEEE Transactions on Circuits and Systems II: Express Briefs 69, 6 (2022), 2712–2716. DOI:

Cited By

Fahad SBulut M(2024)Central bank digital currencies: a comprehensive systematic literature review on worldwide research emergence and methods usedAmerican Journal of Business10.1108/AJB-12-2023-021039:3(137-157)Online publication date: 28-May-2024
https://doi.org/10.1108/AJB-12-2023-0210
Hemavathy SKokila JKanchana Bhaaskaran V(2024)Adaptive PUF design to authenticate and evaluate heterogeneous IPs in edge computingThe Journal of Supercomputing10.1007/s11227-024-06371-880:16(24689-24717)Online publication date: 1-Nov-2024
https://dl.acm.org/doi/10.1007/s11227-024-06371-8
Lata KCenkeramaddi L(2023)FPGA-Based PUF Designs: A Comprehensive Review and Comparative AnalysisCryptography10.3390/cryptography70400557:4(55)Online publication date: 1-Nov-2023
https://doi.org/10.3390/cryptography7040055

Index Terms

CBDC-PUF: A Novel Physical Unclonable Function Design Framework Utilizing Configurable Butterfly Delay Chain Against Modeling Attack
1. Security and privacy
  1. Security in hardware
    1. Embedded systems security

Recommendations

Modeling attacks on physical unclonable functions
CCS '10: Proceedings of the 17th ACM conference on Computer and communications security

We show in this paper how several proposed Physical Unclonable Functions (PUFs) can be broken by numerical modeling attacks. Given a set of challenge-response pairs (CRPs) of a PUF, our attacks construct a computer algorithm which behaves ...
A Modeling Attack Resilient Physical Unclonable Function Based on STT-MRAM
GLSVLSI '20: Proceedings of the 2020 on Great Lakes Symposium on VLSI

Physical unclonable function (PUF) is considered as a promising hardware security primitive for a variety of applications. Recently, with the rapid development of integrated circuit (IC), the requirement for low complexity, high power efficiency and ...
Protecting Ring Oscillator Physical Unclonable Functions Against Modeling Attacks
Information Security and Cryptology -- ICISC 2013
Abstract
One of the most common types of Physical Unclonable Functions (PUFs) is the ring oscillator PUF (RO-PUF), a type of PUF in which the output bits are obtained by comparing the oscillation frequencies of different ring oscillators. One application ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 28, Issue 5

September 2023

475 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/3623508

Editor:
X. Sharon Hu
University of Notre Dame, USA

Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 08 September 2023

Online AM: 21 March 2023

Accepted: 04 March 2023

Revised: 24 January 2023

Received: 15 July 2022

Published in TODAES Volume 28, Issue 5

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
368
Total Downloads

Downloads (Last 12 months)153
Downloads (Last 6 weeks)21

Reflects downloads up to 01 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Fahad SBulut M(2024)Central bank digital currencies: a comprehensive systematic literature review on worldwide research emergence and methods usedAmerican Journal of Business10.1108/AJB-12-2023-021039:3(137-157)Online publication date: 28-May-2024
https://doi.org/10.1108/AJB-12-2023-0210
Hemavathy SKokila JKanchana Bhaaskaran V(2024)Adaptive PUF design to authenticate and evaluate heterogeneous IPs in edge computingThe Journal of Supercomputing10.1007/s11227-024-06371-880:16(24689-24717)Online publication date: 1-Nov-2024
https://dl.acm.org/doi/10.1007/s11227-024-06371-8
Lata KCenkeramaddi L(2023)FPGA-Based PUF Designs: A Comprehensive Review and Comparative AnalysisCryptography10.3390/cryptography70400557:4(55)Online publication date: 1-Nov-2023
https://doi.org/10.3390/cryptography7040055

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Full Text

View this article in Full Text.

Figures

Tables

Media

View full text|Download PDF

View Issue’s Table of Contents