research-article

Harmonic Estimation and Comparative Analysis of Ultra-High Speed Flip-Flop and Latch Topologies for Low Power and High Performance Future Generation Micro-/Nano Electronic Systems

Author:

Muhammad Imran KhanAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems, Volume 28, Issue 4

Article No.: 64, Pages 1 - 17

https://doi.org/10.1145/3590770

Published: 18 July 2023 Publication History

Abstract

This paper presents estimation and analysis of the higher order harmonics, power features, and real performance of flip-flop and master-slave latch topologies. This research article outlines the impact of transistor model quality and input signal selection on the estimate of higher order harmonic contents of switching waveform emitted by the digital integrated circuits. Highly integrated systems require accurate estimation of higher order harmonics to control noise. This work presents simulations of 12 kinds of flip-flop and latch topologies on different process technologies i.e., 28 nm, 45 nm, 65 nm, and 130 nm. It is implied that the steeper the spectrum roll-off, the fewer the contents of higher order harmonics. Results of 28 nm process design kit are improved compared to 45 nm, 65 nm, and 130 nm process design kits. Furthermore, the results of the comparison of representative flip-flop and latch topologies illustrate the advantage of the approach and the suitability for high performance and low power consumption.

References

[1]

Y. Liu, X. Duan, H.-J. Shin, S. Park, Y. Huang, and X. Duan. 2021. Promises and prospects of two-dimensional transistors. Nat. Cell Biol. 591 (2021), 43–53. DOI:

[2]

S. Shi, B. Xu, K. Zhang, et al. 2022. High-fidelity photonic quantum logic gate based on near-optimal Rydberg single-photon source. Nat. Commun. 13, 4454 (2022).

[3]

X. Huang, C. Liu, and P. Zhou. 2022. 2D semiconductors for specific electronic applications: From device to system. npj 2D Mater. and Appl. 6, 51 (2022).

[4]

A. Gaidhane, R. Dangi, S. Sahay, A. Verma, and Y. S. Chauhan. 2023. A computationally efficient compact model for ferroelectric switching with asymmetric non-periodic input signals. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Verilog-A Code for Fe-FET.

Digital Library

[5]

G. Pahwa, A. Sharma, R. Goel, G. Gill, H. Agarwal, Y. S. Chauhan, and C. Hu. 2023. Robust compact model of high voltage MOSFET's drift region. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]

N. Pandey and Y. S. Chauhan. 2022. Physics and modeling of multi-domain FeFET with domain wall induced negative capacitance. IEEE Transactions on Electron Devices 69, 8 (Aug. 2022), 4659–4666.

[7]

P. K. Singh, R. Raj, V. Kumar, et al. 2022. Comparative analysis and robustness study of logic styles. Microsyst. Technol. (2022).

Digital Library

[8]

M. M. Waldrop. 2016. The chips are down for Moore's law. Nature 530 (2016), 144–147.

[9]

H. P. Wang and P. P. Mercier. 2021. A dual-mode Wi-Fi/BLE wake-up receiver. IEEE J. Solid-State Circuits 56 (2021), 1288–1298.

[10]

A. Nikoofard, H. A. Zadeh, and P. P. Mercier. 2021. A 0.6-mW 16-FSK receiver achieving a sensitivity of −103 dBm at 100 kb/s. IEEE J. Solid-State Circuits 56 (2021), 1299–1309. DOI:

[11]

Ao Liu, Huihui Zhu, Won-Tae Park, Se-Jun Kim, Hyungjun Kim, Myung-Gil Kim, and Yong-Young Noh. 2020. High-performance p-channel transistors with transparent Zn doped-CuI. Nat. Commun. 11, 4309 (2020).

[12]

Peng Wu, Dayane Reis, Xiaobo Sharon Hu, and Joerg Appenzeller. Two-dimensional transistors with reconfigurable polarities for secure circuits. Nat. Electron. 4 (2021), 45–53 (2021).

[13]

I. Ferain, C. A. Colinge, and J.-P. Colinge. 2011. Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors. Nat. Cell Biol. 479 (2011), 310–316. DOI:

[14]

Rizwan Shoukat and Muhammad Imran Khan. 2018. Design and development of a clip building block system for MEMS. Microsystem Technologies 24 (2018), 1025–1031.

[15]

Rizwan Shoukat and Muhammad Imran Khan. 2018. Nanotechnology based electrical control and navigation system for worm guidance using electric field gradient. Microsystem Technologies 24 (2018), 989–993.

[16]

N. Saputra, J. R. Long, and J. J. Pekarik. 2014. A low-power digitally controlled wideband FM transceiver. In Proceedings of the 2014 IEEE Radio Frequency Integrated Circuits Symposium. Tampa, FL, USA, 21–24.

[17]

Z. Gan, E. Salman, and M. Stanacevic. 2015. Figures-of-merit to evaluate the significance of switching noise in analog circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23 (2015), 2945–2956. DOI:

Digital Library

[18]

Dong Huang, Xiaofeng Yang, Haifeng Chen, Muhammad Imran Khan, and Fujiang Lin. 2018. A 0.3–3.5 GHz active-feedback low-noise amplifier with linearization design for wideband receivers. AEU - International Journal of Electronics and Communications 84 (2018), 192–198.

[19]

E. Salman, R. Jakushokas, E. G. Friedman, R. M. Secareanu, and O. L. Hartin. 2009. Methodology for efficient substrate noise analysis in large-scale mixed-signal circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17 (2009), 1405–1418. DOI:

Digital Library

[20]

Yaseer Arafat Durrani, Teresa Riesgo, Muhammad Imran Khan, and Tariq Mahmood. 2016. Power analysis approach and its application to IP-based SoC design. COMPEL - The International Journal for Computation and Mathematics in Electrical and Electronic Engineering 35, 3 (2016).

[21]

Liufu Ying, Jin Long, Xu Jinqiang, Xiao Xiuchun, and Fu Dongyang. 2022. Reformative noise-immune neural network for equality-constrained optimization applied to image target detection. IEEE Transactions on Emerging Topics in Computing 10, 2 (2022), 973-984.

[22]

E. Salman, R. Jakushokas, E. G. Friedman, R. M. Secareanu, and O. L. Hartin. 2009. Methodology for efficient substrate noise analysis in largescale mixed-signal circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17, 10 (Oct. 2009), 1405–1418.

Digital Library

[23]

Muhammad Imran Khan, Rizwan Shoukat, Koushik Mukherjee, and Huang Dong. 2018. Analysis of harmonic contents of switching waveforms emitted by the ultra high speed digital CMOS integrated circuits for use in future micro/nano systems applications. Microsystem Technologies 24 (2018), 1201–1206.

[24]

Lars J. Svensson and Sven Mattisson. 1999. Harmonic content of digital CMOS switching waveforms. Southwest Symposium on Mixed-Signal Design. Tucson, AZ.

[25]

Howard Johnson and Martin Graham. 1993. High Speed Digital Design: A Handbook of Black Magic. Prentice-Hall Modern Semiconductor Design Series; Sub Series: PH Signal Integrity Library.

[26]

A. I. Kayssi, K. A. Sakallah, and T. M. Burks. 1992. Analytical transient response of CMOS inverters. IEEE Trans. on CAS I 39, 1 (Jan. 1992), 4245.

[27]

Muhammad Imran Khan, Huang Dong, Faisal Shabbir, and Rizwan Shoukat. 2018. Embedded passive components in advanced 3D chips and micro/nano electronic systems. Microsystem Technologies 24 (2018), 869–877.

[28]

Vladimir Stojanovic and Vojin G. Oklobdzija. 1999. Comparative analysis of master-slave latches and flip-flops for high performance and low power systems. IEEE Journal of Solid State Circuits 34, 4 (April 1999).

[29]

Vladimir Stojanovic, Vojin G. Oklobdzija, and R. Bajwa. 1998. Comparative analysis of latches and flip-flops for high performance systems. International Conference on Computer Design. Austin, TX, USA.

[30]

K. Kundert. 1995. The Designer's Guide to Spice and Spectre. Kluwer Academic Publishers.

Digital Library

[31]

Neil H. E. Weste, David Harris, and Ayan Banerjee. 2005. CMOS VLSI Design. (3rd. Ed.). Pearson Education.

[32]

Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic. 2003. Digital Integrated Circuits. (2nd. Ed.). Pearson Education.

[33]

Kenneth S. Kundert and Olaf Zinke. 2004. The Designers Guide to Verilog AMS. Kluwer Academic Publisher.

[34]

S. Tahmasbi Oskuii and A. Alvandpour. 2004. Comparative study on low-power high-performance standard-cell flip-flops. Proc. of SPIE, Vol. 5274. SPIE, Bellingham, WA.

[35]

Muhammad Imran Khan and Fujiang Lin. 2014. Comparative analysis and design of harmonic aware low power latches and flip-flops. 2014 IEEE International Conference on Electron Devices and Solid-State Circuits. Chengdu, China.

[36]

Muhammad Imran Khan and Fujiang Lin. 2014. Impact of transistor model accuracy on harmonic spectra emitted by logic circuits. 2014 12th IEEE Conference on Solid-State and Integrated Circuit Technology. Guilin, China.

[37]

N. Nedovic and V. G. Oklobdzija. 2000. Dynamic flip-flop with improved power. In Proc. IEEE Int. Conf. Computer Design. 323–326.

[38]

M. I. Khan, A. Qamar, F. Shabbir, and R. Shoukat. 2017. Design, development and implementation of a low power and high speed pipeline A/D converter in submicron CMOS technology. Microsyst. Technol. 23 (2017), 6005–6014. DOI:

Digital Library

[39]

N. Sasaki. 1982. Higher harmonic generation in CMOS/SOS ring oscillators. In IEEE Transactions on Electron Devices 29, 2 (Feb. 1982), 280–283.

[40]

Abdul Rehman Buzdar, Liguo Sun, Muhammad Waqar Azhar, Muhammad Imran Khan, and Rao Kashif. 2017. Area and energy efficient Viterbi accelerator for embedded processor datapaths. International Journal of Advanced Computer Science and Applications (IJACSA), 8, 3 (2017).

[41]

Β. Cherkauer and Ε. Friedman. 1995. A unified design methodology for CMOS tapered buffers. IEEE Trans. on VLSI Systems 3, 1 (March 1995), 99–111.

Digital Library

[42]

J. Haartsen. 1998. Bluetooth - the universal radio interface for ad hoc wireless connectivity. Ericsson Review 75, 3 (1998), 110–117.

[43]

A. I. Kayssi, K. A. Sakallah, and T. M. Burks. 1992. Analytical transient response of CMOS inverters. IEEE Trans. on CAS I 39, 1 (Jan. 1992), 42–45.

[44]

T. Sakurai and A. R. Newton. 1990. Alpha-power law MOSFET model and its applications of CMOS inverter delay and other formulas. IEEE JSSC 25, 2 (Apr. 1990), 584–594.

[45]

Muhammad Imran Khan, Abdul Rehman Buzdar, and F. Lin. 2014. Self-heating and reliability issues in FinFET and 3D ICs. 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT). 1–3. DOI:

[46]

H. Shichman and D. A. Hodges. 1968. Modelling and simulation of insulated-gate field-effect transistor switching circuits. IEEE JSSC SC-3, 3 (Sept. 1968), 285–289.

[47]

N. Verghese and D. Allstot. 1998. Computer-aided design considerations for mixed-signal coupling in RF integrated circuits. IEEE JSSC 33, 3 (March 1998), 314–323.

[48]

M. I. Khan, A. R. Buzdar, and F. Lin. 2014. Ballistic transport modeling in advanced transistors. 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT). 1–3. DOI:

[49]

Gracieli Posser, Jozeanne Belomo, Cristina Meinhardt, and Ricardo Reis. 2014. Performance improvement with dedicated transistor sizing for MOSFET and FinFET Devices. VLSI (ISVLSI) 2014 IEEE Computer Society Annual Symposium on. 418–423.

Digital Library

[50]

Qing Xie, Xue Lin, Yanzhi Wang, Mohammad Javad Dousti, Alireza Shafaei, Majid Ghasemi-Gol, and Massoud Pedram. 2014. 5nm FinFET standard cell library optimization and circuit synthesis in near-and super-threshold voltage regimes. VLSI (ISVLSI) 2014 IEEE Computer Society Annual Symposium on. 424–429.

Digital Library

[51]

Cristina Meinhardt and Ricardo Reis. 2014. Comparing high-performance cells in CMOS bulk and FinFET technologies. Circuits and Systems (LASCAS) 2014 IEEE 5th Latin American Symposium on. 1–4.

[52]

M. I. Khan, A. S. Alshammari, B. M. Alshammari, and A. A. Alzamil. 2021. Estimation and analysis of higher-order harmonics in advanced integrated circuits to implement noise-free future-generation micro- and nanoelectromechanical systems. Micromachines 12 (2021), 541.

[53]

P. Bendix et al. 2004. RF distortion analysis with compact MOSFET models. In Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No. 04CH37571). IEEE, 9–12.

[54]

Xue Lin, Yanzhi Wang, and Massoud Pedram. 2014. Stack sizing analysis and optimization for FinFET logic cells and circuits operating in the sub/near-threshold regime. Quality Electronic Design (ISQED) 2014 15th International Symposium on. 341–348.

[55]

Cristina Meinhardt and Ricardo Reis. 2013. A yield-driven regular layout synthesis. VLSI (ISVLSI) 2013 IEEE Computer Society Annual Symposium on. 221–222.

[56]

Almir Mutapcic, Stephen Boyd, Srinivasan Murali, David Atienza, Giovanni De Micheli, and Rajesh Gupta. 2009. Processor speed control with thermal constraints. Circuits and Systems I: Regular Papers IEEE Transactions on 56, 9 (2009), 1994–2008.

Digital Library

[57]

Zhuang Hua-long, Hua Guo-huan, Xu Shen, Sun Wei-feng, and Li Zhi-qun. 2013. Research of a novel temperature adaptive gate driver for power metal-oxide semiconductor. Power Electronics IET 6, 2 (2013), 404–416.

[58]

J. Iannacci. 2021. The WEAF Mnecosystem: A perspective of MEMS/NEMS technologies as pillars of future 6G, tactile internet and super-IoT. Microsyst. Technol. 27 (2021), 4193–4207.

Digital Library

[59]

Abdul Rehman Buzdar, Liguo Sun, Rao Kashif, Muhammad Waqar Azhar, and Muhammad Imran Khan. 2017. Cyclic redundancy checking (CRC) accelerator for embedded processor datapaths. International Journal of Advanced Computer Science and Applications (IJACSA) 8, 2 (2017).

[60]

A. Alrashdi and M. I. Khan. 2022. Design and comparative analysis of high speed and low power ALU using RCA and Sklansky adders for high-performance systems. Eng. Technol. Appl. Sci. Res. 12, 2 (Apr. 2022), 8426–8430.

Cited By

Khan MAlshammari B(2024)Modeling & Analysis of Quantum Confinement and Ballistic Transport Phenomena in 3D FinFET2024 21st International Conference on Mechatronics - Mechatronika (ME)10.1109/ME61309.2024.10789755(1-4)Online publication date: 4-Dec-2024
https://doi.org/10.1109/ME61309.2024.10789755
Alshortan HAlmalaq YKhan M(2023)Exploring the impact of initial design techniques on area, timing, and power in technology mapped designs: A case study on 32-bit arithmetic logic unitInternational Journal of ADVANCED AND APPLIED SCIENCES10.21833/ijaas.2023.09.00810:9(68-74)Online publication date: Sep-2023
https://doi.org/10.21833/ijaas.2023.09.008

Index Terms

Harmonic Estimation and Comparative Analysis of Ultra-High Speed Flip-Flop and Latch Topologies for Low Power and High Performance Future Generation Micro-/Nano Electronic Systems
1. Hardware

Recommendations

A low power direct conversion receiver RF front-end with high in-band IIP2/IIP3 and low 1/f noise

A low power direct-conversion receiver RF front-end with high in-band IIP2/IIP3 and low 1/f noise is presented. The front-end includes the differential low noise amplifier, the down-conversion mixer, the LO buffer, the IF buffer and the bandgap ...
An improved low offset latch comparator for high-speed ADCs

This paper presents a new high-speed and low offset latch comparator. The proposed offset compensation technique for latch comparator enables the preamplifier design relaxation for high-speed and high-resolution analog-to-digital converters. Employing ...
A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator

A novel dynamic latched comparator with offset voltage compensation is presented. The proposed comparator uses one phase clock signal for its operation and can drive a larger capacitive load with complementary version of the regenerative output latch ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 28, Issue 4

July 2023

432 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/3597460

Editor:
X. Sharon Hu
University of Notre Dame, USA

Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 18 July 2023

Accepted: 23 March 2023

Revised: 21 February 2023

Received: 25 November 2022

Published in TODAES Volume 28, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
88
Total Downloads

Downloads (Last 12 months)29
Downloads (Last 6 weeks)2

Reflects downloads up to 01 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Khan MAlshammari B(2024)Modeling & Analysis of Quantum Confinement and Ballistic Transport Phenomena in 3D FinFET2024 21st International Conference on Mechatronics - Mechatronika (ME)10.1109/ME61309.2024.10789755(1-4)Online publication date: 4-Dec-2024
https://doi.org/10.1109/ME61309.2024.10789755
Alshortan HAlmalaq YKhan M(2023)Exploring the impact of initial design techniques on area, timing, and power in technology mapped designs: A case study on 32-bit arithmetic logic unitInternational Journal of ADVANCED AND APPLIED SCIENCES10.21833/ijaas.2023.09.00810:9(68-74)Online publication date: Sep-2023
https://doi.org/10.21833/ijaas.2023.09.008

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Full Text

View this article in Full Text.

Figures

Tables

Media

View full text|Download PDF

View Issue’s Table of Contents