Abstract
Design Rule Checking (DRC) is a critical step in integrated circuit design. DRC requires formatted scripts as the input to design rule checkers. However, these scripts are manually generated in the foundry, which is tedious and error prone for generation of thousands of rules in advanced technology nodes. To mitigate this issue, we propose the first DRC script generation framework, leveraging a deep learning-based key information extractor to automatically identify essential arguments from rules and a script translator to organize the extracted arguments into executable DRC scripts. We further enhance the performance of the extractor with three specific design rule generation techniques and a multi-task learning-based rule classification module. Experimental results demonstrate that the framework can generate a single rule script in 5.46 ms on average, with the extractor achieving 91.1% precision and 91.8% recall on the key information extraction. Compared with the manual generation, our framework can significantly reduce the turnaround time and speed up process design closure.
- [1] KLayout. Retrieved from https://www.klayout.de/doc/manual/drc.html.Google Scholar
- [2] LayoutEditor. Retrieved from https://www.layouteditor.org/layoutscript/api/drc.Google Scholar
- [3] . 2019. DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement. In Proceedings of the ACM/IEEE Design Automation Conference (DAC’19). 1–6.Google ScholarDigital Library
- [4] . 2021. Global placement with deep learning-enabled explicit routability optimization. In Proceedings of the IEEE/ACM Proceedings Design, Automation and Test in Eurpoe (DATE’21). 1821–1824.Google ScholarCross Ref
- [5] . 2018. RouteNet: Routability prediction for mixed-size designs using convolutional neural network. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’18). 1–8.Google ScholarDigital Library
- [6] . 2019. Accurate wirelength prediction for placement-aware synthesis through machine learning. In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE’19). 324–327.Google ScholarCross Ref
- [7] . 2017. A unified framework for simultaneous layout decomposition and mask optimization. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’17). 81–88.Google ScholarDigital Library
- [8] . 2020. GAN-OPC: Mask optimization with lithography-guided generative adversarial nets. In Proceedings of the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD’20). 2822–2834.Google ScholarCross Ref
- [9] . 2020. DAMO: Deep agile mask optimization for full chip scale. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’20). 1–9.Google ScholarDigital Library
- [10] . 2020. SRAF insertion via supervised dictionary learning. In Proceedings of the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD’20). 2849–2859.Google ScholarCross Ref
- [11] . 2019. Layout hotspot detection with feature tensor generation and deep biased learning. In Proceedings of the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD’19). 1175–1187.Google ScholarDigital Library
- [12] . 2020. Hotspot detection via attention-based deep layout metric learning. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’20). 1–8.Google ScholarDigital Library
- [13] . 2021. Faster region-based hotspot detection. In Proceedings of the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD’21). 669–680.Google Scholar
- [14] . 2019. Efficient layout hotspot detection via binarized residual neural network. In Proceedings of the 56th ACM/IEEE Design Automation Conference (DAC’19). 1–6.Google ScholarDigital Library
- [15] . 2016. Glast: Learning formal grammars to translate natural language specifications into hardware assertions. In Proceedings of the IEEE/ACM Proceedings Design, Automation and Test in Eurpoe (DATE’16). 966–971.Google ScholarCross Ref
- [16] . 2019. Automatic assertion generation from natural language specifications using subtree analysis. In Proceedings of the IEEE/ACM Proceedings Design, Automation and Test in Eurpoe (DATE’19). 598–601.Google ScholarCross Ref
- [17] . 2020. Transforming natural language specifications to logical forms for hardware verification. In Proceedings of the IEEE 38th International Conference on Computer Design (ICCD’20). 393–396.Google ScholarCross Ref
- [18] . 2018. A machine learning framework to identify detailed routing short violations from a placed netlist. In Proceedings of the ACM/IEEE Design Automation Conference (DAC’18). 1–6.
DOI: Google ScholarDigital Library - [19] . 2019. Late breaking results: Predicting DRC violations using ensemble random forest algorithm. In Proceedings of the ACM/IEEE Design Automation Conference (DAC’19). 1–2.Google Scholar
- [20] . 2022. Efficient design rule checking script generation via key information extraction. In Proceedings of the ACM/IEEE 4th Workshop on Machine Learning for CAD (MLCAD’22). 77–82.
DOI: Google ScholarCross Ref - [21] . 2017. Attention is all you need. In Proceedings of the Annual Conference on Neural Information Processing Systems (NIPS). 5998–6008.Google Scholar
- [22] . 2019. BERT: Pre-training of deep bidirectional transformers for language understanding. In Proceedings of the Annual Conference of the North American Chapter of the Association for Computational Linguistics (NAACL’19). 4171–4186.Google Scholar
- [23] . 2018. Generating wikipedia by summarizing long sequences. In Proceedings of the International Conference on Learning Representations (ICLR’18).Google Scholar
- [24] . 2018. Universal sentence encoder. arXiv preprint arXiv:1803.11175.Google Scholar
- [25] . 2019. End-to-end open-domain question answering with BERTserini. In Proceedings of the Annual Conference of the North American Chapter of the Association for Computational Linguistics (NAACL’19).Google Scholar
- [26] . 2019. Incorporating BERT into neural machine translation. In Proceedings of the International Conference on Learning Representations (ICLR’19).Google Scholar
- [27] . 2015. Aligning books and movies: Towards story-like visual explanations by watching movies and reading books. In Proceedings of the IEEE International Conference on Computer Vision (ICCV’15). 19–27.Google ScholarDigital Library
- [28] . 2014. Design Rule Development for FreePDK15: An Open Source Predictive Process Design Kit for 15nm FinFET Devices. Ph.D. Dissertation.Google Scholar
- [29] . 2002. From TreeBank to PropBank. In Language Resources and Evaluation Conference (LREC). 1989–1993.Google Scholar
- [30] . 1998. The berkeley framenet project. In Proceedings of the Annual Meeting of the Association for Computational Linguistics (ACL’98). 86–90.Google Scholar
- [31] QuillBot. Retrieved from https://quillbot.com.Google Scholar
- [32] . 2001. Conditional random fields: Probabilistic models for segmenting and labeling sequence data. In Proceedings of the International Conference on Machine Learning (ICML’01).Google Scholar
- [33] . Guardian. Retrieved from https://silvaco.com/wp-content/uploads/product/pdf/guardian_brief.pdf.Google Scholar
- [34] . 2014. Adam: A method for stochastic optimization. arXiv preprint arXiv:1412.6980.Google Scholar
- [35] . 2019. Pytorch: An imperative style, high-performance deep learning library. arXiv preprint arXiv:1912.01703.Google Scholar
- [36] . 2016. ASAP7: A 7-nm finFET predictive process design kit. Microelectr. J. 53 (2016), 105–115.Google Scholar
- [37] . 2015. End-to-end learning of semantic role labeling using recurrent neural networks. In Proceedings of the Annual Meeting of the Association for Computational Linguistics (ACL’15). 1127–1137.Google ScholarCross Ref
- [38] . 2018. Deep contextualized word representations. In Proceedings of the Annual Conference of the North American Chapter of the Association for Computational Linguistics (NAACL’18). 2227–2237.Google ScholarCross Ref
Index Terms
- DRC-SG 2.0: Efficient Design Rule Checking Script Generation via Key Information Extraction
Recommendations
Efficient Design Rule Checking Script Generation via Key Information Extraction
MLCAD '22: Proceedings of the 2022 ACM/IEEE Workshop on Machine Learning for CADDesign rule checking (DRC) is a critical step in integrated circuit design. DRC requires formatted scripts as the input to the design rule checker. However, these scripts are always generated manually in the foundry, and such a generation process is ...
Gujarati Script Recognition
AbstractCharacter recognition is the extraction of printed or handwritten text from images into machine-readable format. The extracted text can be easily edited, modified and efficiently stored. While there are several Optical Character Recognition (OCR) ...
The edge-based design rule model revisited
A model for integrated circuit design rules based on rectangle edge constraints has been proposed by Jeppson, Christensson, and Hedenstierna. This model appears to be the most rigorous proposed to date for the description of such edge-based design ...
Comments