skip to main content
10.1145/3624062.3625126acmotherconferencesArticle/Chapter ViewAbstractPublication PagesscConference Proceedingsconference-collections
research-article

Streaming Hardware Compressor Generator Framework

Published: 12 November 2023 Publication History

Abstract

The interest in and strong demand for application-specific accelerators in computing and sensor data processing are rising. Simultaneously, data movement bottlenecks are increasingly becoming a significant limiting factor for these accelerators. Integrating an extremely resource-efficient, ultra-low-latency compressor block into their data path or pipeline could solve or mitigate data movement bottlenecks and enhance the performance of these accelerators. However, workflows for hardware compressor architecture exploration are little studied. We introduce a generator framework for designing, verifying, and estimating resources in streaming hardware compressor architectures to fill the gap. This framework assists users in exploring different compressor architectures with different compressor building blocks, evaluating their characteristics (latency, throughput, gate counts), and generating RTL code for integrating them into custom accelerator designs. Our motivation is to bridge the gap between software and hardware experts through this proposed framework as a co-design tool.

Supplemental Material

MP4 File
Recording of "Streaming Hardware Compressor Generator Framework" presentation at DRBSD-9.

References

[1]
Mourad Abdat and Maurice G Bellanger. 1994. Combining gray coding and JBIG for lossless image compression. In Proceedings of 1st International Conference on Image Processing, Vol. 3. IEEE, 851–855.
[2]
Mohamed S Abdelfattah, Andrei Hagiescu, and Deshanand Singh. 2014. Gzip on a chip: High performance lossless data compression on fpgas using opencl. In Proceedings of the international workshop on openCL 2013 & 2014. 1–9.
[3]
Alon Amid, David Biancolin, Abraham Gonzalez, Daniel Grubb, Sagar Karandikar, Harrison Liew, Albert Magyar, Howard Mao, Albert Ou, Nathan Pemberton, 2020. Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs. IEEE Micro 40, 4 (2020), 10–21.
[4]
J Bachrach, H Vo, B Richards, and Y Lee DAC an d 2012 Design. 2012. Chisel: constructing hardware in a Scala embedded language. DAC Design Automation Conference (2012), 1212–1221.
[5]
Sebastien Bourdeauducq. 2012. Migen Manual. Release 0. X 32 (2012).
[6]
Franck Cappello, Sheng Di, Sihuan Li, Xin Liang, Ali Murat Gok, Dingwen Tao, Chun Hong Yoon, Xin-Chuan Wu, Yuri Alexeev, and Frederic T Chong. 2019. Use cases of lossy compression for floating-point data in scientific data sets. The International Journal of High Performance Computing Applications 33, 6 (2019), 1201–1220.
[7]
P. Charles. 2016. SpinalHDL. https://github.com/SpinalHDL/SpinalHDL.
[8]
Jan Decaluwe. 2004. MyHDL: a Python-Based Hardware Description Language.Linux Journal127 (2004), 84–87.
[9]
Sheng Di and Franck Cappello. 2016. Fast error-bounded lossy HPC data compression with SZ. In 2016 ieee international parallel and distributed processing symposium (ipdps). IEEE, 730–739.
[10]
Andrew Dobis, Tjark Petersen, Kasper Juul Hesse Rasmussen, Enrico Tolotto, Hans Jakob Damsgaard, Simon Thye Andersen, Richard Lin, and Martin Schoeberl. 2021. Open-source verification with chisel and scala. arXiv preprint arXiv:2102.13460 (2021).
[11]
Steve Golson and Leah Clark. 2016. Language wars in the 21st century: verilog versus vhdl–revisited. Synopsys Users Group (SNUG) (2016).
[12]
Mike Hammer, Kazutomo Yoshii, and Antonino Miceli. 2020. Strategies for on-chip digital data compression for X-ray pixel detectors. arXiv preprint arXiv:2006.02639 (2020).
[13]
Mike Hammer, Kazutomo Yoshii, and Antonino Miceli. 2021. Strategies for on-chip digital data compression for x-ray pixel detectors. Journal of Instrumentation 16, 01 (2021), P01025.
[14]
John Hennessy and David Patterson. 2018. A New Golden Age for Computer Architecture: Domain-Specific Hardware/Software Co-Design, Enhanced. ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA) (2018).
[15]
Kevin Laeufer, Jonathan Bachrach, and Koushik Sen. 2021. Open-source formal verification for Chisel. In Proceedings of the Fourth Workshop on Open-Source EDA Technology (WOSET).
[16]
Peter Lindstrom and Martin Isenburg. 2006. Fast and efficient compression of floating-point data. IEEE transactions on visualization and computer graphics 12, 5 (2006), 1245–1250.
[17]
Jinyang Liu, Sihuan Li, Sheng Di, Xin Liang, Kai Zhao, Dingwen Tao, Zizhong Chen, and Franck Cappello. 2021. Improving lossy compression for sz by exploring the best-fit lossless compression techniques. In 2021 IEEE International Conference on Big Data (Big Data). IEEE, 2986–2991.
[18]
Martin Odersky, Lex Spoon, and Bill Venners. 2008. Programming in Scala. Artima Inc.
[19]
Biswabandan Panda and André Seznec. 2016. Dictionary sharing: An efficient cache compression scheme for compressed caches. In 2016 49th Annual IEEE/ACM international symposium on microarchitecture (MICRO). IEEE, 1–12.
[20]
David E Shaw, Peter J Adams, Asaph Azaria, Joseph A Bank, Brannon Batson, Alistair Bell, Michael Bergdorf, Jhanvi Bhatt, J Adam Butts, Timothy Correia, 2021. Anton 3: twenty microseconds of molecular dynamics simulation before lunch. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. 1–11.
[21]
Sebastian Strempfer, Tao Zhou, Kazutomo Yoshii, Mike Hammer, Anakha Babu, Dawid Bycul, John Weizeorick, Mathew J Cherukara, and Antonino Miceli. 2022. A lightweight, user-configurable detector ASIC digital architecture with on-chip data compression for MHz X-ray coherent diffraction imaging. Journal of Instrumentation 17, 10 (2022), P10042.
[22]
Jiannan Tian, Sheng Di, Chengming Zhang, Xin Liang, Sian Jin, Dazhao Cheng, Dingwen Tao, and Franck Cappello. 2020. Wavesz: A hardware-algorithm co-design of efficient lossy compression for scientific data. In Proceedings of the 25th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. 74–88.
[23]
Lenny Truong and Pat Hanrahan. 2019. A golden age of hardware description languages: applying programming language techniques to improve design productivity. In 3rd Summit on Advances in Programming Languages (SNAPL 2019). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik.
[24]
Tomohiro Ueno, Kentaro Sano, and Satoru Yamamoto. 2017. Bandwidth Compression of Floating-Point Numerical Data Streams for FPGA-Based High-Performance Computing. ACM Transactions on Reconfigurable Technology and Systems 10, 3 (July 2017), 1–22.
[25]
Clifford Wolf, Johann Glaser, and Johannes Kepler. 2013. Yosys – a free Verilog synthesis suite. In Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip).
[26]
Qingqing Xiong, Rushi Patel, Chen Yang, Tong Geng, Anthony Skjellum, and Martin C Herbordt. 2019. Ghostsz: A transparent fpga-accelerated lossy compression framework. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 258–266.
[27]
Kazutomo Yoshii, Rajesh Sankaran, Sebastian Strempfer, Maksim Levental, Mike Hammer, and Antonino Miceli. 2022. A hardware co-design workflow for scientific instruments at the edge. In Driving Scientific and Engineering Discoveries Through the Integration of Experiment, Big Data, and Modeling and Simulation: 21st Smoky Mountains Computational Sciences and Engineering, SMC 2021, Virtual Event, October 18-20, 2021, Revised Selected Papers. Springer International Publishing Cham, Virtual, 209–226.

Cited By

View all
  • (2025)Multifacets of lossy compression for scientific data in the Joint-Laboratory of Extreme Scale ComputingFuture Generation Computer Systems10.1016/j.future.2024.05.022163(107323)Online publication date: Feb-2025

Index Terms

  1. Streaming Hardware Compressor Generator Framework

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Other conferences
    SC-W '23: Proceedings of the SC '23 Workshops of the International Conference on High Performance Computing, Network, Storage, and Analysis
    November 2023
    2180 pages
    ISBN:9798400707858
    DOI:10.1145/3624062
    Publication rights licensed to ACM. ACM acknowledges that this contribution was authored or co-authored by an employee, contractor or affiliate of the United States government. As such, the Government retains a nonexclusive, royalty-free right to publish or reproduce this article, or to allow others to do so, for Government purposes only.

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 12 November 2023

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. ASIC
    2. Chisel hardware construction language
    3. FPGA
    4. Streaming hardware compressors
    5. designs
    6. open-source EDA tools
    7. simulation
    8. verification

    Qualifiers

    • Research-article
    • Research
    • Refereed limited

    Conference

    SC-W 2023

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)35
    • Downloads (Last 6 weeks)3
    Reflects downloads up to 16 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2025)Multifacets of lossy compression for scientific data in the Joint-Laboratory of Extreme Scale ComputingFuture Generation Computer Systems10.1016/j.future.2024.05.022163(107323)Online publication date: Feb-2025

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    HTML Format

    View this article in HTML Format.

    HTML Format

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media