research-article

Task Modules Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems with Heterogeneous Resources

Authors:

Yi KangAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems, Volume 28, Issue 6

Article No.: 103, Pages 1 - 26

https://doi.org/10.1145/3625295

Published: 28 October 2023 Publication History

Abstract

Some field programmable gate arrays (FPGAs) can be partially dynamically reconfigurable with heterogeneous resources distributed on the chip. FPGA-based partially dynamically reconfigurable system (FPGA-PDRS) can be used to accelerate computing and improve computing flexibility. However, the traditional design of FPGA-PDRS is based on manual design. Implementing the automation of FPGA-PDRS needs to solve the problems of task modules partitioning, scheduling, and floorplanning on heterogeneous resources. Existing works only partly solve problems for the automation process of FPGA-PDRS or model homogeneous resources for FPGA-PDRS. To better solve the problems in the automation process of FPGA-PDRS and narrow the gap between algorithm and application, in this paper, we propose a complete workflow including three parts: pre-processing to generate the lists of task module candidate shapes according to the resource requirements, exploration process to search the solution of task modules partitioning, scheduling, and floorplanning, and post-optimization to improve the floorplan success rate. Experimental results show that, compared with state-of-the-art work, the pre-processing process can reduce the occupied area of task modules by 6% on average; the proposed complete workflow can improve performance by 9.6%, and reduce communication cost by 14.2% with improving the resources reuse rate of the heterogeneous resources on the chip. Based on the solution generated by the exploration process, the post-optimization process can improve the floorplan success rate by 11%.

References

[1]

Leibo Liu, Jianfeng Zhu, Zhaoshi Li, Yanan Lu, Yangdong Deng, Jie Han, Shouyi Yin, and Shaojun Wei. 2019. A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications. ACM Computing Surveys (CSUR) 52, 6 (2019), 1–39.

Digital Library

[2]

Chao Wang, Wenqi Lou, Lei Gong, Lihui Jin, Luchao Tan, Yahui Hu, Xi Li, and Xuehai Zhou. 2017. Reconfigurable hardware accelerators: Opportunities, trends, and challenges. arXiv preprint arXiv:1712.04771 (2017).

[3]

Kizheppatt Vipin and Suhaib A. Fahmy. 2018. FPGA dynamic and partial reconfiguration: A survey of architectures, methods, and applications. ACM Computing Surveys (CSUR) 51, 4 (2018), 1–39.

Digital Library

[4]

Scott Hauck and Andre DeHon. 2010. Reconfigurable Computing: The Theory and Practice of FPGA-based Computation. Elsevier.

Digital Library

[5]

Dirk Koch. 2012. Partial Reconfiguration on FPGAs: Architectures, Tools and Applications. Vol. 153. Springer Science & Business Media.

Digital Library

[6]

Cristiana Bolchini, Antonio Miele, and Chiara Sandionigi. 2011. Automated resource-aware floorplanning of reconfigurable areas in partially-reconfigurable FPGA systems. In 2011 21st International Conference on Field Programmable Logic and Applications. IEEE, 532–538.

Digital Library

[7]

Marco Rabozzi, Gianluca Carlo Durelli, Antonio Miele, John Lillis, and Marco Domenico Santambrogio. 2016. Floorplanning automation for partial-reconfigurable FPGAs via feasible placements generation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 1 (2016), 151–164.

Digital Library

[8]

Biruk B. Seyoum, Alessandro Biondi, and Giorgio C. Buttazzo. 2019. FLORA: Floorplan optimizer for reconfigurable areas in FPGAs. ACM Transactions on Embedded Computing Systems (TECS) 18, 5s (2019), 1–20.

Digital Library

[9]

Pritha Banerjee, Susmita Sur-Kolay, and Arijit Bishnu. 2009. Fast unified floorplan topology generation and sizing on heterogeneous FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28, 5 (2009), 651–661.

Digital Library

[10]

Rui Yao, Yinhua Zhao, Yongchuan Yu, Yihe Zhao, and Xueyan Zhong. 2022. Fast search and efficient placement algorithm for reconfigurable tasks on modern heterogeneous FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 30, 4 (2022), 474–487.

[11]

Marco Rabozzi, Antonio Miele, and Marco D. Santambrogio. 2015. Floorplanning for partially-reconfigurable FPGAs via feasible placements detection. In 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 252–255.

Digital Library

[12]

Shaon Yousuf and Ann Gordon-Ross. 2016. An automated hardware/software co-design flow for partially reconfigurable FPGAs. In 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, 30–35.

[13]

Biruk Seyoum, Marco Pagani, Alessandro Biondi, and Giorgio Buttazzo. 2021. Automating the design flow under dynamic partial reconfiguration for hardware-software co-design in FPGA SoC. In Proceedings of the 36th Annual ACM Symposium on Applied Computing. 481–490.

Digital Library

[14]

Alessio Montone, Marco D. Santambrogio, Donatella Sciuto, and Seda Ogrenci Memik. 2010. Placement and floorplanning in dynamically reconfigurable FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 3, 4 (2010), 1–34.

Digital Library

[15]

Love Singhal and Elaheh Bozorgzadeh. 2006. Multi-layer floorplanning on a sequence of reconfigurable designs. In 2006 International Conference on Field Programmable Logic and Applications. IEEE, 1–8.

[16]

Satish Ganesan and Ranga Vemuri. 2000. An integrated temporal partitioning and partial reconfiguration technique for design latency improvement. In Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537). IEEE, 320–325.

[17]

Vincenzo Rana, Srinivasan Murali, David Atienza, Marco Domenico Santambrogio, Luca Benini, and Donatella Sciuto. 2009. Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems. In Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis. 325–334.

Digital Library

[18]

Roberto Cordone, Francesco Redaelli, Massimo Antonio Redaelli, Marco Domenico Santambrogio, and Donatella Sciuto. 2009. Partitioning and scheduling of task graphs on partially dynamically reconfigurable FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28, 5 (2009), 662–675.

Digital Library

[19]

Yung-Chuan Jiang and Jhing-Fa Wang. 2007. Temporal partitioning data flow graphs for dynamically reconfigurable computing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15, 12 (2007), 1351–1361.

Digital Library

[20]

Sangeet Saha, Arnab Sarkar, and Amlan Chakrabarti. 2015. Scheduling dynamic hard real-time task sets on fully and partially reconfigurable platforms. IEEE Embedded Systems Letters 7, 1 (2015), 23–26.

Digital Library

[21]

Andrea Purgato, Davide Tantillo, Marco Rabozzi, Donatella Sciuto, and Marco D. Santambrogio. 2016. Resource-efficient scheduling for partially-reconfigurable FPGA-based systems. In 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE, 189–197.

[22]

Qi Tang, Zhe Wang, Biao Guo, Li-Hua Zhu, and Ji-Bo Wei. 2020. Partitioning and scheduling with module merging on dynamic partial reconfigurable FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 13, 3 (2020), 1–24.

Digital Library

[23]

Xabier Iturbe, Khaled Benkrid, Chuan Hong, Ali Ebrahim, Raul Torrego, and Tughrul Arslan. 2015. Microkernel architecture and hardware abstraction layer of a reliable reconfigurable real-time operating system (R3TOS). ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8, 1 (2015), 1–35.

Digital Library

[24]

Markus Happe, Andreas Traber, and Ariane Keller. 2015. Preemptive hardware multitasking in ReconOS. In Applied Reconfigurable Computing: 11th International Symposium, ARC 2015, Bochum, Germany, April 13-17, 2015, Proceedings 11. Springer, 79–90.

[25]

Alessandro Biondi, Alessio Balsini, Marco Pagani, Enrico Rossi, Mauro Marinoni, and Giorgio Buttazzo. 2016. A framework for supporting real-time applications on dynamic reconfigurable FPGAs. In 2016 IEEE Real-Time Systems Symposium (RTSS). IEEE, 1–12.

[26]

Alessandro Biondi and Giorgio Buttazzo. 2017. Timing-aware FPGA partitioning for real-time applications under dynamic partial reconfiguration. In 2017 NASA/ESA Conference on Adaptive Hardware and Systems (AHS). IEEE, 172–179.

[27]

Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang. 2004. Temporal floorplanning using the T-tree formulation. In IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004. IEEE, 300–305.

[28]

Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang. 2007. Temporal floorplanning using the three-dimensional transitive closure subGraph. ACM Transactions on Design Automation of Electronic Systems (TODAES) 12, 4 (2007), 37–es.

Digital Library

[29]

Enrico A. Deiana, Marco Rabozzi, Riccardo Cattaneo, and Marco D. Santambrogio. 2015. A multiobjective reconfiguration-aware scheduler for FPGA-based heterogeneous architectures. In 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE, 1–6.

[30]

Song Chen, Jinglei Huang, Xiaodong Xu, Bo Ding, and Qi Xu. 2018. Integrated optimization of partitioning, scheduling, and floorplanning for partially dynamically reconfigurable systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 1 (2018), 199–212.

Digital Library

[31]

Pritha Banerjee, Megha Sangtani, and Susmita Sur-Kolay. 2010. Floorplanning for partially reconfigurable FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30, 1 (2010), 8–17.

Digital Library

[32]

Amd Xilinx. 2019. VC707 Evaluation Board:User Guide. (2019). https://docs.xilinx.com/v/u/en-US/ug885_VC707_Eval_Bd

[33]

Amd Xilinx. 2022. Vivado Design Suite User Guide: Dynamic Function eXchange (UG909). (2022). https://docs.xilinx.com/r/en-US/ug909-vivado-partial-reconfiguration

[34]

Hiroshi Murata, Kunihiro Fujiyoshi, Shigetoshi Nakatake, and Yoji Kajitani. 2003. Rectangle-packing-based module placement. In The Best of ICCAD. Springer, 535–548.

[35]

Juris Hartmanis. 1982. Computers and Intractability: A Guide to the Theory of NP-Completeness (Michael R. Garey and David S. Johnson). Siam Review 24, 1 (1982), 90.

Digital Library

[36]

Amd Xilinx. 2022. Vivado Design Suite User Guide: Synthesis. http://www.xilinx.com

[37]

Gurobi Optimization. 2016. Gurobi optimizer reference manual. (2016). http://www.gurobi.com

[38]

Song Chen and Takeshi Yoshimura. 2008. Fixed-outline floorplanning: Block-position enumeration and a new method for calculating area costs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27, 5 (2008), 858–871.

Digital Library

[39]

Hiroshi Murata, Kunihiro Fujiyoshi, Shigetoshi Nakatake, and Yoji Kajitani. 1996. VLSI module placement based on rectangle-packing by the sequence-pair. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 15, 12 (1996), 1518–1524.

Digital Library

[40]

R. P. Dick, D. L. Rhodes, and W. Wolf. 1998. TGFF: Task graphs for free. (1998).

[41]

Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2017. ImageNet classification with deep convolutional neural networks. Commun. ACM 60, 6 (2017), 84–90.

Digital Library

[42]

Karen Simonyan and Andrew Zisserman. 2014. Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556 (2014).

Cited By

Ahmadi-Pour SSaha SMcDonald-Maier KDrechsler R(2025)MESSI: Task Mapping and Scheduling Strategy for FPGA-based Heterogeneous Real-Time SystemsACM Transactions on Design Automation of Electronic Systems10.1145/371532330:3(1-29)Online publication date: 25-Jan-2025
https://dl.acm.org/doi/10.1145/3715323
Gholamrezanejad MShahhoseini HMohtavipour S(2025)A customized balanced-objective genetic algorithm for task scheduling in reconfigurable computing systemsKnowledge and Information Systems10.1007/s10115-024-02268-367:2(1541-1571)Online publication date: 1-Feb-2025
https://dl.acm.org/doi/10.1007/s10115-024-02268-3
Li ZHao YGao HZhou J(2024)Towards Intelligent Edge Computing: A Resource- and Reliability-Aware Hybrid Scheduling Method on Multi-FPGA SystemsElectronics10.3390/electronics1401008214:1(82)Online publication date: 27-Dec-2024
https://doi.org/10.3390/electronics14010082

Index Terms

Task Modules Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems with Heterogeneous Resources
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
      1. Partitioning and floorplanning

Recommendations

Floorplanning of Partially Reconfigurable Design on Heterogeneous FPGA (Abstract Only)
FPGA '16: Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

The floorplanning problem in FPGA has been a topic of research for more than a decade. Although the floorplanning problem has been thoroughly explored for homogeneous FPGAs, very less work has been done for heterogeneous FPGAs. In this paper, we have ...
Leakage-aware task scheduling for partially dynamically reconfigurable FPGAs

As technology continues to shrink, reducing leakage power of Field-Programmable Gate Arrays (FPGAs) becomes a critical issue for the practical use of FPGAs. In this article, we address the leakage issue of partially dynamically reconfigurable FPGA ...
Congestion-driven floorplanning with module reshaping
ICC'08: Proceedings of the 12th WSEAS international conference on Circuits

In this paper, we implement a two-stage congestion-driven floorplanner. In first stage, an area-wire length-oriented method using simulated-annealing (SA) with the conception of ant algorithm (SANTA) was introduced and a congestion-driven module ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 28, Issue 6

November 2023

404 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/3627977

Editor:
Hu X. Sharon
University of Notre Dame, USA

Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 28 October 2023

Online AM: 26 September 2023

Accepted: 15 September 2023

Revised: 21 June 2023

Received: 04 April 2023

Published in TODAES Volume 28, Issue 6

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

National Key R&D Program of China
National Natural Science Foundation of China (NSFC)
CAS Project for Young Scientists in Basic Research
Strategic Priority Research Program of Chinese Academy of Sciences
Information Science Laboratory Center of USTC for the hardware & software services

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
286
Total Downloads

Downloads (Last 12 months)139
Downloads (Last 6 weeks)7

Reflects downloads up to 01 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Ahmadi-Pour SSaha SMcDonald-Maier KDrechsler R(2025)MESSI: Task Mapping and Scheduling Strategy for FPGA-based Heterogeneous Real-Time SystemsACM Transactions on Design Automation of Electronic Systems10.1145/371532330:3(1-29)Online publication date: 25-Jan-2025
https://dl.acm.org/doi/10.1145/3715323
Gholamrezanejad MShahhoseini HMohtavipour S(2025)A customized balanced-objective genetic algorithm for task scheduling in reconfigurable computing systemsKnowledge and Information Systems10.1007/s10115-024-02268-367:2(1541-1571)Online publication date: 1-Feb-2025
https://dl.acm.org/doi/10.1007/s10115-024-02268-3
Li ZHao YGao HZhou J(2024)Towards Intelligent Edge Computing: A Resource- and Reliability-Aware Hybrid Scheduling Method on Multi-FPGA SystemsElectronics10.3390/electronics1401008214:1(82)Online publication date: 27-Dec-2024
https://doi.org/10.3390/electronics14010082

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Full Text

View this article in Full Text.

Figures

Tables

Media

View full text|Download PDF

View Issue’s Table of Contents