Bing-Huan Wu
ABSTRACT
Adiabatic quantum-flux parametron (AQFP) is a superconducting technology with extremely low power consumption compared to traditional CMOS structure. Since AQFP logic gates are all clocked by AC current, extra buffer cells are required for balancing the length of data paths. Furthermore, since the output current of an AQFP logic gate is too weak to drive more than one gate, splitter cells are needed for branching the output signals of multi-fanout gates. For an AQFP circuit, the total number of additional buffers and splitters may be much more than the number of logic gates (up to 9 times in the benchmark circuits after optimization), which would greatly impact the power, performance, and area of the circuit. In this paper, we propose several techniques to (i) reduce the total number of required buffers and splitters, and (ii) perturb the levels of logic gates in order to seek more optimization opportunities for buffer and splitter reduction. Experimental results shows that our approach has better quality with comparable runtime compared to a retiming-based method from ASP-DAC'23. Moreover, our approach has quality which is on equal footing with the integer linear programming-based method also from ASP-DAC'23.
- Siang-Yun Lee, Heinz Riener, and Giovanni De Micheli. 2022. Beyond local optimality of buffer and splitter insertion for AQFP circuits. In Proceedings of the 59th ACM/IEEE Design Automation Conference (DAC '22). Association for Computing Machinery, New York, NY, USA, 445--450. https://doi.org/10.1145/3489517.3530661Google Scholar
Digital Library
- Alessandro Tempia Calvino and Giovanni De Micheli. 2023. Depth-Optimal Buffer and Splitter Insertion and Optimization in AQFP Circuits. In Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASPDAC '23). Association for Computing Machinery, New York, NY, USA, 152--158. https://doi.org/10.1145/3566097.3567895Google ScholarDigital Library
- Rongliang Fu, Mengmeng Wang, Yirong Kan, Nobuyuki Yoshikawa, Tsung-Yi Ho, and Olivia Chen. 2023. A Global Optimization Algorithm for Buffer and Splitter Insertion in Adiabatic Quantum-Flux-Parametron Circuits. In Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASPDAC '23). Association for Computing Machinery, New York, NY, USA, 769--774. https://doi.org/10.1145/3566097.3567936Google ScholarDigital Library
- EPFL. 2021. ISCAS'85 and simple arithmetic benchmarks. https://github.com /lsils/SCE-benchmarks/tree/main/ISCASGoogle Scholar
- R. Sato et al., "High-Speed Operation of Random-Access-Memory-Embedded Microprocessor With Minimal Instruction Set Architecture Based on Rapid SingleFlux-Quantum Logic," in IEEE Transactions on Applied Superconductivity, vol. 27, no. 4, pp. 1--5, June 2017, Art no. 1300505, doi: 10.1109/TASC.2016.2642049.Google ScholarCross Ref
- Naoki Takeuchi, Dan Ozawa, Yuki Yamanashi, and Nobuyuki Yoshikawa. 2013. An adiabatic quantum flux parametron as an ultra-low-power logic device. Superconductor Science and Technology 26, 3 (2013).Google Scholar
- D. S. Marakkalage, H. Riener and G. De Micheli, "Optimizing Adiabatic QuantumFlux-Parametron (AQFP) Circuits using an Exact Database," 2021 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), AB, Canada, 2021, pp. 1--6, doi: 10.1109/NANOARCH53687.2021.9642241.Google ScholarCross Ref
- Eleonora Testa, Siang-Yun Lee, Heinz Riener, and Giovanni De Micheli. 2021. Algebraic and Boolean Optimization Methods for AQFP Superconducting Circuits. In Proceedings of the 26th Asia and South Pacific Design Automation Conference (ASPDAC '21). Association for Computing Machinery, New York, NY, USA, 779--785. https://doi.org/10.1145/3394885.3431606Google ScholarDigital Library
- Ruizhe Cai, Olivia Chen, Ao Ren, Ning Liu, Caiwen Ding, Nobuyuki Yoshikawa, and Yanzhi Wang. 2019. A Majority Logic Synthesis Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits. In Proceedings of the 2019 on Great Lakes Symposium on VLSI (GLSVLSI '19). Association for Computing Machinery, New York, NY, USA, 189--194. https://doi.org/10.1145/3299874.3317980Google ScholarDigital Library
- C. -Y. Huang, Y. -C. Chang, M. -J. Tsai and T. -Y. Ho, "An Optimal Algorithm for Splitter and Buffer Insertion in Adiabatic Quantum-Flux-Parametron Circuits," 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), Munich, Germany, 2021, pp. 1--8, doi: 10.1109/ICCAD51958.2021.9643456.Google ScholarDigital Library
Index Terms
- Optimization for Buffer and Splitter Insertion in AQFP Circuits with Local and Group Movement
Recommendations
A Global Optimization Algorithm for Buffer and Splitter Insertion in Adiabatic Quantum-Flux-Parametron Circuits
ASPDAC '23: Proceedings of the 28th Asia and South Pacific Design Automation ConferenceAs a highly energy-efficient application of low-temperature superconductivity, the adiabatic quantum-flux-parametron (AQFP) logic circuit has characteristics of extremely low-power consumption, making it an attractive candidate for extremely energy-...
Algebraic and Boolean Optimization Methods for AQFP Superconducting Circuits
ASPDAC '21: Proceedings of the 26th Asia and South Pacific Design Automation ConferenceAdiabatic quantum-flux-parametron (AQFP) circuits are a family of superconducting electronic (SCE) circuits that have recently gained growing interest due to their low-energy consumption, and may serve as alternative technology to overcome the down-...
Optimization of NULL convention self-timed circuits
Self-timed logic design methods are developed using Threshold Combinational Reduction (TCR) within the NULL Convention Logic (NCL) paradigm. NCL logic functions are realized using 27 distinct transistor networks implementing the set of all functions of ...
Comments