Mark Po-Hung Lin
ABSTRACT
Analog placement is a crucial phase in analog integrated circuit synthesis, impacting the quality and performance of the final circuits. This process involves determining the physical positions of analog building blocks while minimizing chip area and interconnecting wire-length. Existing methodologies often rely on the simulated-annealing (SA) approach, prioritizing constraints like symmetry-island, proximity, and well-island. We present a novel reinforcement learning (RL) based analog placement methodology on the bounded-sliceline grid (BSG) structure. Introducing a hierarchical clustering feature in BSG, we address well-island, proximity, and symmetry constraints. In experimental comparisons with the SA approach, our RL-based method exhibits superior placement quality across various analog circuits.
- P.-H. Lin and S.-C. Lin, "Analog placement based on novel symmetry-island formulation," in Proc. DAC, 2007, pp. 465--470.Google Scholar
- P.-H. Lin, Y.-W. Chang, and S.-C. Lin, "Analog placement based on symmetryisland formulation," IEEE TCAD, vol. 28, no. 6, pp. 791--804, 2009.Google Scholar
- P.-H. Lin and S.-C. Lin, "Analog placement based on hierarchical module clustering," in Proc. DAC, 2008, pp. 50--55.Google Scholar
- R. S, M. Madhusudan, A. K. Sharma, J. Poojary, S. Yaldiz, R. Harjani, S. M. Burns, and S. S. Sapatnekar, "Analog/mixed-signal layout optimization using optimal well taps," in Proc. ISPD, 2022, pp. 159--166.Google Scholar
- N. Karmokar, M. Madhusudan, A. K. Sharma, R. Harjani, M. P.-H. Lin, and S. S. Sapatnekar, "Common-centroid layout for active and passive devices: A review and the road ahead," in Proc. ASP-DAC, 2022, pp. 114--121.Google Scholar
- M. P.-H. Lin, Y.-W. Chang, and C.-M. Hung, "Recent research development and new challenges in analog layout synthesis," in Proc. ASP-DAC, 2016, pp. 617--622.Google Scholar
- H.-F. Tsao, P.-Y. Chou, S.-L. Huang, Y.-W. Chang, M. P.-H. Lin, D.-P. Chen, and D. Liu, "A corner stitching compliant B"-tree representation and its applications to analog placement," in Proc. ICCAD, 2011, pp. 507--511.Google Scholar
- P.-Y. Chou, H.-C. Ou, and Y.-W. Chang, "Heterogeneous B"-trees for analog placement with symmetry and regularity considerations," in Proc. ICCAD, 2011, pp. 512--516.Google ScholarDigital Library
- A. Patyal, P.-C. Pan, A. K. A., H.-M. Chen, and W.-Z. Chen, "Exploring multiple analog placements with partial-monotonic current paths and symmetry constraints using pcp-sp," IEEE TCAD, vol. 39, no. 12, pp. 5056--5068, 2020.Google Scholar
- A. Patyal, H.-M. Chen, and M. P.-H. Lin, "Late breaking results: Pole-aware analog placement considering monotonic current flow and crossing-wire minimization," in Proc. DAC, 2020, pp. 1--2.Google Scholar
- A. Patyal, H.-M. Chen, M. P.-H. Lin, G.-Q. Fang, and S. Y.-H. Chen, "Poleaware analog layout synthesis considering monotonic current flows and wirecrossings," IEEE TCAD, vol. 42, no. 1, pp. 266--279, 2023.Google Scholar
- A. F. Budak, M. Gandara, W. Shi, D. Z. Pan, N. Sun, and B. Liu, "An efficient analog circuit sizing method based on machine learning assisted global optimization," IEEE TCAD, vol. 41, no. 5, pp. 1209--1221, 2022.Google Scholar
- K. Kunal, T. Dhar, M. Madhusudan, J. Poojary, A. Sharma, W. Xu, S. M. Burns, J. Hu, R. Harjani, and S. S. Sapatnekar, "Gana: Graph convolutional network based automated netlist annotation for analog circuits," in Proc. DATE, 2020, pp. 55--60.Google Scholar
- M. P.-H. Lin, H.-Y. Chi, A. Patyal, Z.-Y. Liu, J.-J. Zhao, C.-N. J. Liu, and H.-M. Chen, "Achieving analog layout integrity through learning and migration invited talk," in Proc. ICCAD, 2020, pp. 1--8.Google Scholar
- K. Zhu, H. Chen, M. Liu, and D. Z. Pan, "Automating analog constraint extraction: From heuristics to learning: (invited paper)," in Proc. ASP-DAC, 2022, pp. 108-- 113.Google Scholar
- B. Xu, Y. Lin, X. Tang, S. Li, L. Shen, N. Sun, and D. Z. Pan, "WellGAN: Generativeadversarial-network-guided well generation for analog/mixed-signal circuit layout," in Proc. DAC, 2019, pp. 1--6.Google ScholarDigital Library
- D. Guerra, A. Canelas, R. Póvoa, N. Horta, N. Lourenço, and R. Martins, "Artificial neural networks as an alternative for automatic analog IC placement," in Proc. SMACD, 2019, pp. 1--4.Google Scholar
- M. Liu, K. Zhu, J. Gu, L. Shen, X. Tang, N. Sun, and D. Z. Pan, "Towards decrypting the art of analog layout: Placement quality prediction via transfer learning," in Proc. DATE, 2020, pp. 496--501.Google Scholar
- Y. Li, Y. Lin, M. Madhusudan, A. Sharma, W. Xu, S. S. Sapatnekar, R. Harjani, and J. Hu, "A customized graph neural network model for guiding analog IC placement," in Proc. ICCAD, 2020, pp. 1--9.Google Scholar
- M. Ahmadi and L. Zhang, "Analog layout placement for finfet technology using reinforcement learning," in Proc. ISCAS, 2021, pp. 1--5.Google Scholar
- S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module packing based on the BSG-structure and IC layout applications," IEEE TCAD, vol. 17, no. 6, pp. 519--530, 1998.Google Scholar
- S. Cao, W. Lu, and Q. Xu, "Grarep: Learning graph representations with global structural information," in Proc. CIKM, 2015, pp. 891--900.Google ScholarDigital Library
- B. Perozzi, R. Al-Rfou, and S. Skiena, "Deepwalk: Online learning of social representations," in Proc. KDD, 2014, pp. 701--710.Google Scholar
- J. Tang, M. Qu, M. Wang, M. Zhang, J. Yan, and Q. Mei, "Line: Large-scale information network embedding," in Proc. WWW, 2015, pp. 1067--1077.Google ScholarDigital Library
- J. Schulman, F. Wolski, P. Dhariwal, A. Radford, and O. Klimov, "Proximal policy optimization algorithms," arXiv preprint arXiv:1707.06347, 2017.Google Scholar
Index Terms
- Reinforcement Learning or Simulated Annealing for Analog Placement? A Study based on Bounded-Sliceline Grids
Recommendations
Routability-driven placement algorithm for analog integrated circuits
ISPD '12: Proceedings of the 2012 ACM international symposium on International Symposium on Physical DesignTo obtain good layout quality and reliability, placement is a very important stage during the physical design of analog circuits. Many works have been proposed to consider topological constraints for analog placement, and they devote to generate compact ...
Modern floorplanning based on fast simulated annealing
ISPD '05: Proceedings of the 2005 international symposium on Physical designUnlike classical floorplanning that usually handles only block packing to minimize silicon area, modern VLSI floorplanning typically needs to pack blocks within a fixed die (outline) and additionally considers the packing with block positions and ...
Analog placement based on hierarchical module clustering
DAC '08: Proceedings of the 45th annual Design Automation ConferenceIn analog layout design, it is very important to reduce the parasitic coupling effects and improve the circuit performance. Consequently, the most important device-level placement constraints are matching, symmetry, and proximity. However, many previous ...
Comments