Wenxiong Lin
Abstract
Multi-field programming gate array (FPGA) systems are widely used in various circuit design-related areas, such as hardware emulation, virtual prototypes, and chiplet design methodologies. However, a physical resource clash between inter-FPGA signals and I/O pins can create a bottleneck in a multi-FPGA system. Specifically, inter-FPGA signals often outnumber I/O pins in a multi-FPGA system. To solve this problem, time-division multiplexing (TDM) is introduced. However, undue time delay caused by TDM may impair the performance of a multi-FPGA system. Therefore, a more efficient TDM solution is needed. In this work, we propose a new routing sequence strategy to improve the efficiency of TDM. Our strategy consists of two parts: a weighted routing algorithm and TDM assignment optimization. The algorithm takes into account the weight of the net to generate a high-quality routing topology. Then, a net-based TDM assignment is performed to obtain a lower TDM ratio for the multi-FPGA system. Experiments on the public dataset of CAD Contest 2019 at ICCAD showed that our routing sequence strategy achieved good results. Especially in those testcases of unbalanced designs, the performance of multi-FPGA systems was improved up to 2.63. Moreover, we outperformed the top two contest finalists as to TDM results in most of the testcases.
- [1] . 1993. A direct combination of the prim and dijkstra constructions for improved performance-driven global routing. In Proceedings of the IEEE International Symposium on Circuits and Systems. IEEE, 1869–1872. Google Scholar
Cross Ref
- [2] . 1993. Virtual wires: Overcoming pin limitations in FPGA-based logic emulators. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines. IEEE Comput. Soc. Press, Napa, CA, USA, 142–151. Google ScholarCross Ref
- [3] . 2017. FPGAs in the cloud. In Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 167–167. Google ScholarDigital Library
- [4] . 2020. Routing topology and time-division multiplexing co-optimization for multi-FPGA systems. In Proceedings of the 57th ACM/IEEE Design Automation Conference (DAC’20). IEEE, 1–6. Google ScholarCross Ref
- [5] . 2017. The role of FPGAs in deep learning. In Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 3–3. Google ScholarDigital Library
- [6] . 2021. Time-division multiplexing based system-level FPGA routing. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD’21). IEEE, 1–6. Google ScholarDigital Library
- [7] . 1988. A faster approximation algorithm for the steiner problem in graphs. Inf. Process. Lett. 27, 3 (
Mar. 1988), 125–128. Google ScholarDigital Library - [8] . 2019. 2019 CAD contest: System-level FPGA routing with timing division multiplexing technique. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’19). IEEE, 1–2. Google ScholarCross Ref
- [9] . 2015. Signal multiplexing approach to improve inter-FPGA bandwidth of prototyping platform. Des. Autom. Embed. Syst. 19, 3 (
Sep. 2015), 223–242. Google ScholarDigital Library - [10] . 2021. Multi-FPGA Co-optimization: Hybrid routing and competitive-based time division multiplexing assignment. In Proceedings of the 26th Asia and South Pacific Design Automation Conference. ACM, 176–182. Google ScholarDigital Library
- [11] . 2020. Time-division multiplexing based system-level FPGA routing for logic verification. In Proceedings of the 57th ACM/IEEE Design Automation Conference (DAC’20). IEEE, 1–6. Google ScholarCross Ref
Index Terms
- Sequential Routing-based Time-division Multiplexing Optimization for Multi-FPGA Systems
Recommendations
Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems
<?tight?>To increase the resource utilization in multi-FPGA (field-programmable gate array) systems, time-division multiplexing (TDM) is a widely used technique to accommodate a large number of inter-FPGA signals. However, with this technique, the delay ...
MSFRoute: Multi-Stage FPGA Routing for Timing Division Multiplexing Technique
GLSVLSI '20: Proceedings of the 2020 on Great Lakes Symposium on VLSIAs the scale of VLSI circuits and fabrication costs increase rapidly, multi-FPGA prototyping systems are widely adopted in industry to make logic verification faster and cheaper. Since routing signals can usually exceed the number of I/O pins in an FPGA,...
Routing topology and time-division multiplexing co-optimization for multi-FPGA systems
DAC '20: Proceedings of the 57th ACM/EDAC/IEEE Design Automation ConferenceTime-division multiplexing (TDM) is widely used to overcome bandwidth limitations and thus enhances routability in multi-FPGA systems due to the shortage of I/O pins in an FPGA. However, multiplexed signals induce significant delays. To evaluate timing ...
Comments