A Programmable Logic-in-Memory Architecture Based on 22nm Fully DepletedSilicon on Insulator Technology
Authors: 
Yihe Liu, Junjie Wang, Shuang Liu, Mingyuan Sun, Kai Tang, Guohui Ren, Xindi Zhao, Mingliang Sun, Yang LiuAuthors Info & Claims
Yihe Liu, Junjie Wang, Shuang Liu, Mingyuan Sun, Kai Tang, Guohui Ren, Xindi Zhao, Mingliang Sun, Yang LiuAuthors Info & ClaimsPages 236 - 240
Abstract
Logic-in-memory (LIM) is an attractive approach to overcome the limitations of the conventional von Neumann architecture, especially in big data applications. Recently, many works have been focused on implementing Boolean logic or majority gate logic in memory using non-volatile storage devices. This work presents a programmable logic-in-memory (PLIM) architecture based on 22nm Fully Depleted Silicon on Insulator (FD-SOI) technology, which can map XOR, AND, and OR logic operations. Additionally, the architecture can be independently programmed in the column direction. The proposed architecture introduces a minimal hardware overhead and enables logic programming operations through simple manipulation.
References
[1]
Yuan-Yu Huang, Po-Tsang Huang, Po-Yi Lee, and Pin Su. 2023. A New Approach for Reconfigurable Multifunction Logic-in-Memory Using Complementary Ferroelectric-FET (CFeFET). IEEE Transactions on Electron Devices (2023). https://ieeexplore.ieee.org/abstract/document/10168056.
[2]
Junghyeon Hwang, Sehee Lim, Giuk Kim, Seong-Ook Jung, and Sanghun Jeon. 2022. Non-volatile majority function logic using ferroelectric memory for logic in memory technology. IEEE Electron Device Letters 43, 7 (2022), 1049–1052. https://ieeexplore.ieee.org/abstract/document/9785806.
[3]
Zhewei Jiang, Shihui Yin, Jae-Sun Seo, and Mingoo Seok. 2020. C3SRAM: An in-memory-computing SRAM macro based on robust capacitive coupling computing mechanism. IEEE Journal of Solid-State Circuits 55, 7 (2020), 1888–1897. https://ieeexplore.ieee.org/abstract/document/9094713.
[4]
Reuben John and P Stefan. 2021. Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 29, 6 (2021), 1108–1121. https://ieeexplore.ieee.org/abstract/document/9393491.
[5]
Vijaya Lakshmi, John Reuben, and Vikramkumar Pudi. 2021. A novel in-memory wallace tree multiplier architecture using majority logic. IEEE Transactions on Circuits and Systems I: Regular Papers 69, 3 (2021), 1148–1158. https://ieeexplore.ieee.org/abstract/document/9629382.
[6]
Zhiting Lin, Honglan Zhan, Xuan Li, Chunyu Peng, Wenjuan Lu, Xiulong Wu, and Junning Chen. 2020. In-memory computing with double word lines and three read ports for four operands. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28, 5 (2020), 1316–1320. https://ieeexplore.ieee.org/abstract/document/9035462.
[7]
Cédric Marchand, Ian O’Connor, Mayeul Cantan, Evelyn T Breyer, Stefan Slesazeck, and Thomas Mikolajick. 2021. FeFET based Logic-in-Memory: an overview. In 2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS). IEEE, 1–6. https://ieeexplore.ieee.org/abstract/document/9505078.
[8]
Farzad Razi, Mohammad Hossein Moaiyeri, and Siamak Mohammadi. 2022. Toward efficient logic-in-memory computing with magnetic reconfigurable logic circuits. IEEE Magnetics Letters 13 (2022), 1–5. https://ieeexplore.ieee.org/abstract/document/9695241.
[9]
Wensheng Shen, Peng Huang, Mengqi Fan, Runze Han, Zheng Zhou, Bin Gao, Huaqiang Wu, He Qian, Lifeng Liu, Xiaoyan Liu, 2019. Stateful logic operations in one-transistor-one-resistor resistive random access memory array. IEEE Electron Device Letters 40, 9 (2019), 1538–1541. https://ieeexplore.ieee.org/abstract/document/8781821.
[10]
Yanan Sun, Zhi Li, Weiyi Liu, Weifeng He, Qin Wang, and Zhigang Mao. 2023. BC-MVLiM: A Binary-Compatible Multi-Valued Logic-in-Memory Based on Memristive Crossbars. IEEE Transactions on Circuits and Systems I: Regular Papers (2023). https://ieeexplore.ieee.org/abstract/document/10040935.
[11]
Zhuo-Rui Wang, Yu-Ting Su, Yi Li, Ya-Xiong Zhou, Tian-Jian Chu, Kuan-Chang Chang, Ting-Chang Chang, Tsung-Ming Tsai, Simon M Sze, and Xiang-Shui Miao. 2016. Functionally complete Boolean logic in 1T1R resistive random access memory. IEEE Electron Device Letters 38, 2 (2016), 179–182. https://ieeexplore.ieee.org/abstract/document/7801115.
[12]
Zongxian Yang, Kangqiang Pan, Norman Y Zhou, and Lan Wei. 2022. Scalable 2T2R Logic Computation Structure: Design From Digital Logic Circuits to 3-D Stacked Memory Arrays. IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 8, 2 (2022), 84–92. https://ieeexplore.ieee.org/abstract/document/9893161.
Index Terms
- A Programmable Logic-in-Memory Architecture Based on 22nm Fully DepletedSilicon on Insulator Technology
Recommendations
MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues
DATE '09: Proceedings of the Conference on Design, Automation and Test in EuropeNonvolatile logic-in-memory architecture, where nonvolatile memory elements are distributed over a logic-circuit plane, is expected to realize both ultra-low-power and reduced interconnection delay. This paper presents novel nonvolatile logic circuits ...
Logic-in-memory application of silicon nanotube-based FBFET with core-source architecture
AbstractThe performance of a silicon nanotube-based feedback field-effect transistor (SiNT FBFET) with a core-source architecture has been explored in this work for the use in logic-in-memory (LIM) applications. Both n-channel and p-channel FETs with ...
Highlights- A reconfigurable silicon nanotube-based FBFET with a high O N / O F F current ratio of 109 and symmetrical current–voltage characteristics for both n and p-channel modes of operation is demonstrated.
- A high retention time of 103 s in O ...
Rewritable Programmable Logic Array of Current Mode Logic
This paper describes new ways to construct a rewritable programmable logic array (R-PLA) of current mode logic (CML) and to control READ/WRITE operations of the R-PLA. The R-PLA is constructed by splitting a conventional Random Access Memory (RAM) of ...
Comments
Information & Contributors
Information
Published In
November 2023
266 pages
ISBN:9798400716300
DOI:10.1145/3637494
Copyright © 2023 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 05 February 2024
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
CECCT 2023
CECCT 2023: 2023 International Conference on Electronics, Computers and Communication Technology
November 17 - 19, 2023
Guilin, China
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 42Total Downloads
- Downloads (Last 12 months)38
- Downloads (Last 6 weeks)4
Reflects downloads up to 01 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format