Zehan She
ABSTRACT
This paper presents a comprehensive study on the design and optimization of a 4-bit absolute value detector for supercomputers, with a focus on minimizing energy consumption while considering the impact on delay. The detector's topology is divided into two stages: a magnitude converter and a magnitude comparator, both utilizing CMOS gates. The truth tables of these stages are provided, offering a clear understanding of their operations. The critical path of the detector, comprising 10 gates and 3 branches with a branch effort of 2, is analyzed using the theory of logical effort to determine the minimum delay and gate sizing. Additionally, the study explores the modulation of gate sizing and supply voltage to achieve minimum energy consumption. By skillfully adjusting these parameters, it is observed that the detector's energy can be minimized, with the delay allowed to increase within specified limits. The achieved energy reduction surpasses the outcomes obtained by individually changing sizing or supply voltage. Moreover, the potential for further improvements using advanced materials like superconductors and advancements in semiconductor technology is discussed. These findings contribute to the advancement of energy-efficient digital circuit design and hold promise for future innovations in high-performance computing applications.
- Xinhang Dong, Boyuan Jing, and Xiang Yang. 2021. Improved Design of a 4-bit Absolute-Value Detector Using Simplified Chain Carry Adder. Journal of Physics: Conference Series 2113, 1 (November 2021), 012043. DOI:https://doi.org/10.1088/1742-6596/2113/1/012043Google Scholar
Cross Ref
- Jingzhan Ge, Jikai Yang, and Chen Zhao. 2021. A 1.17ns FO4(1V) Low Energy Cost 4-Bit Absolute-Value Detector. 2021 International Conference on Electronic Information Engineering and Computer Science (EIECS) (September 2021). DOI:https://doi.org/10.1109/eiecs53707.2021.9588022Google ScholarCross Ref
- Jie Jiang, Chang Liu, and Sirui Ling. 2015. An FPGA implementation for real-time edge detection. Journal of Real-Time Image Processing 15, 4 (July 2015), 787–797. DOI:https://doi.org/10.1007/s11554-015-0521-7Google ScholarDigital Library
- A. Kabbani. 2010. Logical effort based dynamic power estimation and optimization of static CMOS circuits. Integration 43, 3 (June 2010), 279–288. DOI:https://doi.org/10.1016/j.vlsi.2010.02.002Google ScholarDigital Library
- Ankita Laad, Namit Gupta, and Nilesh Patidar. 2015. Error Detection in 2-bit and 4-bit Multiplier using Parity Predictor Circuit in QCA. International Journal of Computer Applications 131, 15 (December 2015), 27–31. DOI:https://doi.org/10.5120/ijca2015907414Google ScholarCross Ref
- Aoxiang Ma, Yang Zheng, and Hongyu Zhou. 2021. Research on A 16.01 FO4(1V), 26.49 Eu(1V) 4-bit Absolute-Value Detector Based on CMOS transistor. 2021 International Conference on Electronic Information Engineering and Computer Science (EIECS) (September 2021). DOI:https://doi.org/10.1109/eiecs53707.2021.9587975Google ScholarCross Ref
- Ali Maiga, Jean-Yves Baudais, and Jean-François Hélard. 2012. Bit Rate Optimization with MMSE Detector for Multicast LP-OFDM Systems. Journal of Electrical and Computer Engineering 2012, (January 2012), 1–12. DOI:https://doi.org/10.1155/2012/232797Google ScholarDigital Library
- Kunwar Singh, Aman Jain, Aviral Mittal, Vinay Yadav, Atul Anshuman Singh, Anmoll Kumar Jain, and Maneesha Gupta. 2018. Optimum transistor sizing of CMOS logic circuits using logical effort theory and evolutionary algorithms. Integration 60, (January 2018), 25–38. DOI:https://doi.org/10.1016/j.vlsi.2017.08.003Google ScholarDigital Library
- Shivam Singh, Prakash Kumar Ojha, and Abhijit Asati. 2022. Analysis of Logical Effort-Based Optimization in the Deep Submicron Technologies. Emerging Technology Trends in Electronics, Communication and Networking (December 2022), 23–37. DOI:https://doi.org/10.1007/978-981-19-6737-5_3Google ScholarCross Ref
- Mingzheng Yuan. 2021. An Absolute-value Detector with Threshold Comparing for Spike Detection in Brain-machine Interface. Journal of Physics: Conference Series 2113, 1 (November 2021), 012038. DOI:https://doi.org/10.1088/1742-6596/2113/1/012038Google ScholarCross Ref
Recommendations
Analysis and Optimization Strategies Based on 4-bit Absolute Value Detector
ICITEE '23: Proceedings of the 6th International Conference on Information Technologies and Electrical EngineeringCurrently, there is a strong emphasis on miniaturization and integration, allowing for smaller, more portable devices with multi-functionality, abundant strategies could be used to improve the algorithm, such as FPGA and quantum computer and specialized ...
A Logical Circuit Optimization in Balancing Delay and Energy Consumption
ICITEE '23: Proceedings of the 6th International Conference on Information Technologies and Electrical EngineeringThe fast-developing chip manufacturing technique and scaling of transistors allow us to fit more transistors on a small chip. The scaling down process, however, is facing a challenge. The smaller transistors are, the more influential quantum channeling ...
Design and simulation of single-source single-electron complementary 4-bit multiplexing nano-circuits
The Single-Electron Transistor (SET) and Linear Threshold Gate (LTG) are among the basic functional Single-Electron Nano-Devices (SENDs). In this paper, these basic SENDs are used to design a single-source (SS) single-electron (SE) complementary 4-bit (...
Comments