skip to main content
10.1145/3649153.3652998acmconferencesArticle/Chapter ViewAbstractPublication PagescfConference Proceedingsconference-collections
poster

Hardware Assist for Linux IPC on an FPGA Platform

Published: 02 July 2024 Publication History

Abstract

Specialized hardware units often accelerate compute-intensive or memory-heavy functions. In previous publications, we proposed concepts to assist Linux with a hardware unit for managing waiting threads to improve blocking inter-process communication (IPC) mechanisms. This paper assesses the effectiveness of this hardware support on a Zynq platform. Although main memory accesses by our hardware unit are time-consuming, a consumer-producer application achieved an up to 220% increased message rate.

References

[1]
Nathan Binkert and et al. 2011. The Gem5 Simulator. SIGARCH Comput. Archit. News 39, 2 (aug 2011), 1--7. https://doi.org/10.1145/2024716.2024718
[2]
Sanjeev Kumar and et al. 2007. Carbon: architectural support for fine-grained parallelism on chip multiprocessors. ACM SIGARCH Computer Architecture News 35, 2 (2007), 162--173.
[3]
ARM Limited. 2020. PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual. https://documentation-service.arm.com/static/5e8e2b5188295d1e18d3850d?token=. Accessed June 21, 2020.
[4]
Lars Nolte and et al. 2023. HAWEN: Hardware Accelerator for Thread Wake-Ups in Linux Event Notification. In 2023 60th ACM/IEEE Design Automation Conference (DAC).
[5]
Lars Nolte and et al. 2023. HW-FUTEX: Hardware-Assisted Futex Syscall. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2023). https://doi.org/10.1109/TVLSI.2023.3317926
[6]
Sven Rheindt and et al. 2019. NEMESYS: Near-Memory Graph Copy Enhanced System-Software. In Proceedings of the International Symposium on Memory Systems (Washington, District of Columbia, USA) (MEMSYS '19). Association for Computing Machinery, New York, NY, USA, 3--18. https://doi.org/10.1145/3357526.3357545
[7]
Sven Rheindt and et al. 2019. SHARQ: software-defined hardware-managed queues for tile-based manycore architectures. In Embedded Computer Systems: Architectures, Modeling, and Simulation: 19th International Conference, SAMOS 2019, Samos, Greece, July 7-11, 2019, Proceedings 19. Springer, 212--225.
[8]
Daniel Sanchez and et al. 2010. Flexible architectural support for fine-grain scheduling. ACM SIGARCH Computer Architecture News 38, 1 (2010), 311--322.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
CF '24: Proceedings of the 21st ACM International Conference on Computing Frontiers
May 2024
345 pages
ISBN:9798400705977
DOI:10.1145/3649153
Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 July 2024

Check for updates

Author Tags

  1. Epoll
  2. FPGA
  3. Futex
  4. Linux
  5. Zynq

Qualifiers

  • Poster
  • Research
  • Refereed limited

Conference

CF '24
Sponsor:

Acceptance Rates

CF '24 Paper Acceptance Rate 33 of 105 submissions, 31%;
Overall Acceptance Rate 273 of 785 submissions, 35%

Upcoming Conference

CF '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 39
    Total Downloads
  • Downloads (Last 12 months)39
  • Downloads (Last 6 weeks)4
Reflects downloads up to 11 Feb 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media