Reducing DRAM Latency via In-situ Temperature- and Process-Variation-Aware Timing Detection and Adaption
Article No.: 67, Pages 1 - 6
Abstract
Long DRAM access latency has a significant impact on modern system performance. However, the improvement of DRAM access latency is limited, as the DRAM vendors reserve considerable timing margins against seldom worst-case conditions. To mitigate such pessimistic timing margins, we propose a temperature- and process-variation-aware timing detection and adaption DRAM (TPDA-DRAM) architecture. It equips in-situ cross-coupled detectors to monitor the voltage difference between bitline pairs, enabling estimation of timing margins caused by process and temperature variations. Moreover, TPDA-DRAM incorporates two collaborative timing adaption schemes: 1) a process-variation-aware timing adaption scheme (PVA) that selectively accelerates the access to weak cells, and 2) a temperature-variation-aware timing adaption scheme (TVA) that precisely adjusts timing parameters by adopting temperature information. Compared to prior art, the proposed detector reduces detection deviation by 54.8% and area overhead by 88.1%. The system-level evaluation in an eight-core system shows that TPDA-DRAM improves the average performance and energy efficiency by 20.5% and 15.0%, respectively.
References
[1]
Samsung. K4D263238M 128M DDR SDRAM. 2001.
[2]
JEDEC. DDR5 SDRAM standard, JESD79-5. 2020.
[3]
J. Liu et al., "RAIDR: Retention-aware intelligent DRAM refresh," In ISCA, 2012.
[4]
D. Lee et al., "Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case," In HPCA, 2015.
[5]
C. Lin et al., "CDAR-DRAM: An In-situ Charge Detection and Adaptive Data Restoration DRAM Architecture for Performance and Energy Efficiency Improvement," In DAC, 2021.
[6]
Y. Qin et al., "CDAR-DRAM: Enabling Runtime DRAM Performance and Energy Optimization via In-situ Charge Detection and Adaptive Data Restoration," TCAD, 2023.
[7]
A. Agrawal et al., "Mosaic: Exploiting the Spatial Locality of Process Variation to Reduce Refresh Energy in On-Chip eDRAM Modules," In HPCA, 2014.
[8]
K. Chandrasekar et al., "Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization," In DATE, 2014.
[9]
J. S. Kim et al., "Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines," In ICCD, 2018.
[10]
J. Liu et al., "An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms," In ISCA, 2013.
[11]
M. K. Qureshi et al., "AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems," In DSN, 2015.
[12]
M. Patel et al., "The Reach Profiler (REAPER) Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions," In ISCA, 2017.
[13]
T. Takahashi et al., "A Multigigabit DRAM Technology with 6F/sup 2/ Open-Bitline Cell, Distributed Overdriven Sensing, and Stacked-Flash Fuse," JSSC, 2001.
[14]
H. -C. Shih et al., "DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool," TCAD, 2014.
[15]
JEDEC. DDR4 SDRAM standard, JESD79-4B. 2012.
[16]
PTM, Predictive Technology Model, http://ptm.asu.edu.
[17]
Rambus. DRAM Power Model (2010). http://www.rambus.com/energy, 2010.
[18]
ITRS, "ITRS Reports," http://www.itrs2.net/itrs-reports.html.
[19]
K. Chandrasekar et al., "Towards Variation-Aware System-Level Power Estimation of DRAMs: An Empirical Approach," In DAC, 2013.
[20]
Y. Kim et al., "Ramulator: A Fast and Extensible DRAM Simulator," In IEEE Computer Architecture Letters, 2016.
[21]
C. Luk et al., "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation," In PLDI, 2005.
[22]
S. Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study," In SIGMETRICS, 2019.
[23]
N. Chatterjee et al., "Memory Scheduling Championship (MSC)," 2012.
[24]
A. Snavely and D. M. Tullsen, "Symbiotic Job Scheduling for a Simultaneous Multithreading Processor," in ASPLOS-IX, 2000.
[25]
K. Chandrasekar et al., "DRAMPower: Open-source DRAM Power & Energy Estimation Tool," http://www.es.ele.tue.nl/drampower/, 2012.
[26]
C. Weis et al., "DRAMSpec: A High-Level DRAM Timing, Power and Area Exploration Tool," Int J Parallel Prog, 2017.
[27]
N. Muralimanohar et al., "CACTI 6.0: A Tool to Model Large Caches," HP Laboratories, Tech. Rep, 2009.
[28]
H. Hassan et al., "ChargeCache: Reducing DRAM Latency by Exploiting Row Access locality," In HPCA, 2016.
[29]
X. Zhang et al., "Restore Truncation for Performance Improvement in Future DRAM Systems," In HPCA, 2016.
[30]
Y. Wang et al., "Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration," In MICRO, 2018.
[31]
M. Ghosh and H. -H. S. Lee, "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs," In MICRO, 2007.
[32]
K. K. Chang et al., "Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM," In HPCA, 2016.
[33]
Y. Wang et al., "FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching," in MICRO, 2020.
[34]
H. Hassan et al., "CROW: A Low-Cost Substrate for Improving Dram Performance, Energy Efficiency, and Reliability," in ISCA, 2019.
[35]
H. Luo et al., "CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off," In ISCA, 2020.
Index Terms
- Reducing DRAM Latency via In-situ Temperature- and Process-Variation-Aware Timing Detection and Adaption
Index terms have been assigned to the content through auto-classification.
Recommendations
Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms
Performance evaluation reviewVariation has been shown to exist across the cells within a modern DRAM chip. Prior work has studied and exploited several forms of variation, such as manufacturing-process- or temperature-induced variation. We empirically demonstrate a new form of ...
Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization
Performance evaluation reviewLong DRAM latency is a critical performance bottleneck in current systems. DRAM access latency is defined by three fundamental operations that take place within the DRAM cell array: (i) activation of a memory row, which opens the row to perform accesses;...
Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms
SIGMETRICS '17 Abstracts: Proceedings of the 2017 ACM SIGMETRICS / International Conference on Measurement and Modeling of Computer SystemsVariation has been shown to exist across the cells within a modern DRAM chip. Prior work has studied and exploited several forms of variation, such as manufacturing-process- or temperature-induced variation. We empirically demonstrate a new form of ...
Comments
Information & Contributors
Information
Published In
Copyright © 2024 Copyright is held by the owner/author(s). Publication rights licensed to ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
In-Cooperation
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 07 November 2024
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
DAC '24
Sponsor:
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 110Total Downloads
- Downloads (Last 12 months)110
- Downloads (Last 6 weeks)67
Reflects downloads up to 05 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in