A Combined Content Addressable Memory and In-Memory Processing Approach for k-Clique Counting Acceleration
Authors: 
Xidi Ma, Weichen Zhang, Xueyan Wang, Tianyang Yu, Bi Wu, Gang Qu, 
Weisheng ZhaoAuthors Info & Claims
Xidi Ma, Weichen Zhang, Xueyan Wang, Tianyang Yu, Bi Wu, Gang Qu, Weisheng ZhaoAuthors Info & ClaimsArticle No.: 257, Pages 1 - 6
Abstract
k-Clique counting problem plays an important role in graph mining which has seen a growing number of applications. However, current k-Clique counting accelerators cannot meet the performance requirement mainly because they struggle with high data transfer issue incurred by the intensive set intersection operations and the inability of load balancing. In this paper, we propose to solve this problem with a hybrid framework of content addressable memory (CAM) and in-memory processing (PIM). Specifically, we first utilize CAM for binary induced subgraph generation in order to reduce the search space, then we use PIM to implement in-place parallel k-Clique counting through iterative Boolean logic "AND" like operation. To take full advantage of this combined CAM and PIM framework, we develop dynamic task scheduling strategies that can achieve near optimal load balancing among the PIM arrays. Experimental results demonstrate that, compared with state-of-the-art CPU and GPU platforms, our approach achieves speedups of 167.5× and 28.8×, respectively. Meanwhile, the energy efficiency is improved by 788.3× over the GPU baseline.
References
[1]
Yixiang Fang, Kaiqiang Yu, Reynold Cheng, Laks VS Lakshmanan, and Xuemin Lin. Efficient algorithms for densest subgraph discovery. Proceedings of the VLDB Endowment, 12(11):1719--1732, 2019.
[2]
Balázs Adamcsek, Gergely Palla, Illés J Farkas, Imre Derényi, and Tamás Vicsek. Cfinder: locating cliques and overlapping modules in biological networks. Bioinformatics, 22(8):1021--1023, 2006.
[3]
Dr Samuel Manoharan and Ammayappan Sathesh. Patient diet recommendation system using k clique and deep learning classifiers. Journal of Artificial Intelligence and Capsule Networks, 2(2):121--130, 2020.
[4]
Jessica Shi, Laxman Dhulipala, and Julian Shun. Parallel clique counting and peeling algorithms. In SIAM Conference on Applied and Computational Discrete Algorithms (ACDA21), pages 135--146. SIAM, 2021.
[5]
Shweta Jain and C Seshadhri. The power of pivoting for exact clique counting. In Proceedings of the 13th International Conference on Web Search and Data Mining, pages 268--276, 2020.
[6]
Mohammad Almasri, Izzat El Hajj, Rakesh Nagi, Jinjun Xiong, and Wen-mei Hwu. Parallel k-clique counting on gpus. In Proceedings of the 36th ACM International Conference on Supercomputing, pages 1--14, 2022.
[7]
Guohao Dai, Zhenhua Zhu, Tianyu Fu, Chiyue Wei, Bangyan Wang, Xiangyu Li, Yuan Xie, Huazhong Yang, and Yu Wang. Dimmining: pruning-efficient and parallel graph mining on near-memory-computing. In Proceedings of the 49th Annual International Symposium on Computer Architecture, pages 130--145, 2022.
[8]
Yuntao Wei, Xueyan Wang, Shangtong Zhang, Jianlei Yang, Xiaotao Jia, Zhaohao Wang, Gang Qu, and Weisheng Zhao. Imga: Efficient in-memory graph convolution network aggregation with data flow optimizations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023.
[9]
Xuhang Chen, Xueyan Wang, Xiaotao Jia, Jianlei Yang, Gang Qu, and Weisheng Zhao. Accelerating graph-connected component computation with emerging processing-in-memory architecture. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 41(12):5333--5342, 2022.
[10]
Xueyan Wang, Jianlei Yang, Yinglin Zhao, Yingjie Qi, Meichen Liu, Xingzhou Cheng, Xiaotao Jia, Xiaoming Chen, Gang Qu, and Weisheng Zhao. Tcim: triangle counting acceleration with processing-in-mram architecture. In 2020 57th ACM/IEEE Design Automation Conference (DAC), pages 1--6. IEEE, 2020.
[11]
Tianyu Fu, Chiyue Wei, Zhenhua Zhu, Shang Yang, Zhongming Yu, Guohao Dai, Huazhong Yang, and Yu Wang. Clap: Locality aware and parallel triangle counting with content addressable memory. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1--6. IEEE, 2023.
[12]
Yinglin Zhao, Jianlei Yang, Bing Li, Xingzhou Cheng, Xucheng Ye, Xueyan Wang, Xiaotao Jia, Zhaohao Wang, Youguang Zhang, and Weisheng Zhao. Nand-spin-based processing-in-mram architecture for convolutional neural network acceleration. Science China Information Sciences, 66(4):142401, 2023.
[13]
Didi Zhang, Bi Wu, Haonan Zhu, and Weiqiang Liu. Capacity-oriented highperformance nv-tcam leveraging hybrid mram scheme. In Proceedings of the 17th ACM International Symposium on Nanoscale Architectures, pages 1--6, 2022.
[14]
Hao Cai, You Wang, Lirida Alves De Barros Naviner, and Weisheng Zhao. Robust ultra-low power non-volatile logic-in-memory circuits in fd-soi technology. IEEE Transactions on Circuits and Systems I: Regular Papers, 64(4):847--857, 2016.
[15]
Jure Leskovec and Andrej Krevl. SNAP Datasets: Stanford large network dataset collection. http://snap.stanford.edu/data, June 2014.
Index Terms
- A Combined Content Addressable Memory and In-Memory Processing Approach for k-Clique Counting Acceleration
Index terms have been assigned to the content through auto-classification.
Recommendations
Low-power content addressable memory (CAM) array for mobile devices
Large-capacity content-addressable memory (CAM) is beneficial in a variety of applications that require high-speed lookup table. It is used extensively in low power CPU design, network routers, and cache controllers. Content addressable memory system ...
From Processing-in-Memory to Processing-in-Storage
Near-data in-memory processing research has been gaining momentum in recent years. Typical processing-in-memory architecture places a single or several processing elements next to a volatile memory, enabling processing without transferring data to the ...
Co-mining: a processing-in-memory assisted framework for memory-intensive PoW acceleration
LCTES 2022: Proceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded SystemsRecently, HBM (High Bandwidth Memory) and PIM (Processing in Memory) integrated technology such as Samsung function-in-memory DRAM opens a new door for memory-intensive PoW acceleration by jointly exploiting GPU, PIM and HBM. In this paper, we for the ...
Comments
Information & Contributors
Information
Published In
Copyright © 2024 Copyright is held by the owner/author(s). Publication rights licensed to ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
In-Cooperation
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 07 November 2024
Check for updates
Author Tags
Qualifiers
- Research-article
Funding Sources
Conference
DAC '24
Sponsor:
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 104Total Downloads
- Downloads (Last 12 months)104
- Downloads (Last 6 weeks)29
Reflects downloads up to 25 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in