GATE-SiP: Enabling Authenticated Encryption Testing in Systems-in-Package
Authors: 
Galib Ibne Haidar, Kimia Zamiri Azar, Hadi M Kamali, Mark Tehranipoor, Farimah FarahmandiAuthors Info & Claims
Galib Ibne Haidar, Kimia Zamiri Azar, Hadi M Kamali, Mark Tehranipoor, Farimah FarahmandiAuthors Info & ClaimsArticle No.: 299, Pages 1 - 6
Abstract
A heterogeneous integrated system in package (SIP) system integrates chiplets outsourced from different vendors into the same substrate for better performance. However, during post-integration testing, the sensitive testing data designated for a specific chiplet can be blocked, tampered or sniffed by other malicious chiplets. This paper proposes GATE-SiP which is an authenticated partial encryption protocol to enable secure testing. Within GATE-SiP, the sensitive testing pattern will only be sent to the authenticated chiplet. In addition, partial encryption of the sensitive data prevents data sniff threats without causing significant penalties on timing overhead. Extensive simulation results show the GATE-SiP protocol only brings 6.74% and 14.31% on area and timing overhead, respectively.
References
[1]
2005. IEEE Standard for Extensions to Standard Test Interface Language (STIL) (IEEE Std 1450-1999) for Semiconductor Design Environments. IEEE Std 1450.1-2005 (2005), 1--123.
[2]
2013. IEEE Standard for Test Access Port and Boundary-Scan Architecture. IEEE Std 1149.1-2013 (Revision of IEEE Std 1149.1-2001) (2013), 1--444.
[3]
2020. IEEE Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits. IEEE Std 1838-2019 (2020), 1--73.
[4]
Soha Alhelaly, Jennifer Dworak, Theodore Manikas, Ping Gui, Kundan Nepal, and Alfred L. Crouch. 2017. Detecting a trojan die in 3D stacked integrated circuits. In 2017 IEEE North Atlantic Test Workshop (NATW). 1--6.
[5]
Gustavo K. Contreras, Md. Tauhidur Rahman, and Mohammad Tehranipoor. 2013. Secure Split-Test for preventing IC piracy by untrusted foundry and assembly. In 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS). 196--203.
[6]
Eichlseder M. Mendel F. et al Dobraunig, C. 2021. Lightweight Authenticated Encryption and Hashing. Journal of Cryptology 34 (2021).
[7]
Jaya Dofe, Chen Yan, Scott Kontak, Emre Salman, and Qiaoyan Yu. 2016. Transistor-level camouflaged logic locking method for monolithic 3D IC security. In 2016 IEEE Asian Hardware-Oriented Security and Trust (AsianHOST). 1--6.
[8]
Jaya Dofe, Qiaoyan Yu, Hailang Wang, and Emre Salman. 2016. Hardware security threats and potential countermeasures in emerging 3D ICs. In 2016 International Great Lakes Symposium on VLSI (GLSVLSI). 69--74.
[9]
Alexander Graening, Saptadeep Pal, and Pankaj Gupta. 2023. Chiplets: How Small is too Small? 2023 60th ACM/IEEE Design Automation Conference (DAC) (2023), 1--6. https://api.semanticscholar.org/CorpusID:12106011
[10]
Syed Rafay Hasan, Siraj Fulum Mossa, Omar Sayed Ahmed Elkeelany, and Falah Awwad. 2015. Tenacious hardware trojans due to high temperature in middle tiers of 3-D ICs. In 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS). 1--4.
[11]
M. Shafkat M. Khan, Chengjie Xi, Md Saad Ul Haque, Mark M. Tehranipoor, and Navid Asadizanjani. 2023. Exploring Advanced Packaging Technologies for Reverse Engineering a System-in-Package (SiP). IEEE Transactions on Components, Packaging and Manufacturing Technology 13, 9 (2023), 1360--1370.
[12]
Jinwoo Kim, Gauthaman Murali, Heechun Park, Eric Qin, Hyoukjun Kwon, Venkata Chaitanya Krishna Chekuri, Nihar Dasari, Arvind Singh, Minah Lee, Hakki Mert Torun, Madhavan Swaminathan, Madhavan Swaminathan, Saibal Mukhopadhyay, Tushar Krishna, and Sung Kyu Lim. 2019. Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse. In 2019 56th ACM/IEEE Design Automation Conference (DAC). 1--6.
[13]
Siraj Fulum Mossa, Syed Rafay Hasan, and Omar Elkeelany. 2017. Hardware trojans in 3-D ICs due to NBTI effects and countermeasure. Integration 59 (2017), 64--74.
[14]
M. Nabeel, M. Ashraf, S. Patnaik, V. Soteriou, O. Sinanoglu, and J. Knechtel. 2020. 2.5D Root of Trust: Secure System-Level Integration of Untrusted Chiplets. IEEE Trans. Comput. 69, 11 (nov 2020), 1611--1625.
[15]
Md. Tauhidur Rahman, Domenic Forte, Quihang Shi, Gustavo K. Contreras, and Mohammad Tehranipoor. 2014. CSST: An Efficient Secure Split-Test for Preventing IC Piracy. In 2014 IEEE 23rd North Atlantic Test Workshop. 43--47.
[16]
Jean Rolt, Giorgio Di Natale, Marie-Lise Flottes, and Bruno Rouzeyre. 2012. On-Chip Comparison for Testing Secure ICs.
[17]
Md Sami Ul Islam Sami, Fahim Rahman, Adam Cron, Dale Donchin, Mike Borza, Farimah Farahmandi, and Mark Tehranipoor. 2021. POCA: First Power-on Chip Authentication in Untrusted Foundry and Assembly. In 2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). 124--135.
[18]
Patanjali SLPSK, Sandip Ray, and Swarup Bhunia. 2023. TREEHOUSE: A Secure Asset Management Infrastructure for Protecting 3DIC Designs. IEEE Trans. Comput. 72, 8 (2023), 2306--2320.
[19]
G. Edward Suh and Srinivas Devadas. 2007. Physical Unclonable Functions for Device Authentication and Secret Key Generation. In 2007 44th ACM/IEEE Design Automation Conference. 9--14.
[20]
Jonathan Valamehr, Timothy Sherwood, Ryan Kastner, David Marangoni-Simonsen, Ted Huffmire, Cynthia Irvine, and Timothy Levin. 2013. A 3-D Split Manufacturing Approach to Trustworthy System Development. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32, 4 (2013), 611--615.
[21]
Nidish Vashistha, Latifur Rahman, Md Saad Ul Haque, Azim Uddin, Md Sami Ul Islam Sami, Islam Sami, Amit Mazumder Shuvo, Paul Calzada, Farimah Farahmandi, Navid Asadizanjani, Fahim Rahman, and Mark Tehranipoor. 2022. ToSHI-Towards Secure Heterogeneous Integration: Security Risks, Threat Assessment, and Assurance.
[22]
Zhiming Zhang and Qiaoyan Yu. 2019. Modeling Hardware Trojans in 3D ICs. In 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 483--488.
Index Terms
- GATE-SiP: Enabling Authenticated Encryption Testing in Systems-in-Package
Index terms have been assigned to the content through auto-classification.
Recommendations
A new provably secure authentication and key agreement mechanism for SIP using certificateless public-key cryptography
The session initiation protocol (SIP) is considered as the dominant signaling protocol for calls over the Internet. However, SIP authentication typically uses HTTP digest authentication, which is vulnerable to many forms of known attacks. This paper ...
Convertible multi-authenticated encryption scheme
A convertible authenticated encryption (CAE) scheme allows the signer to generate a valid authenticated ciphertext on his chosen message such that only the designated recipient can retrieve the message. Further, the recipient has the ability to convert ...
Practical convertible authenticated encryption schemes using self-certified public keys
A convertible authenticated encryption scheme allows a designated receiver to recover and verify a message simultaneously, during which the recipient can prove the dishonesty of the sender to any third party if the sender repudiates her signature later. ...
Comments
Information & Contributors
Information
Published In
Copyright © 2024 Copyright is held by the owner/author(s). Publication rights licensed to ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Sponsors
In-Cooperation
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 07 November 2024
Check for updates
Author Tags
Qualifiers
- Research-article
Funding Sources
Conference
DAC '24
Sponsor:
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 165Total Downloads
- Downloads (Last 12 months)165
- Downloads (Last 6 weeks)65
Reflects downloads up to 05 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in