skip to main content
10.1145/3649329.3657313acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article

CEDAR: Computing-in-pixel Edge-aware Detection and Reconstruction Architecture for High-resolution 3D Imaging

Published: 07 November 2024 Publication History

Abstract

Large-format single-photon avalanche diode (SPAD)-based direct time of flight (dToF) sensors are expected to be widely applied in future L5 full driving automation. However, the high-power in-pixel TDCs and the huge amount of data generated by multiframe histogram sampling impose limitations on the pixel format of SPAD-based dToF sensors. To tackle this challenge, we proposed the Computing-in-pixel Edge-aware Detection and Reconstruction (CEDAR) architecture. In this architecture, edge pixels are recognized by charge-domain convolution (CDC) computing, and noise pixels are eliminated by in-memory denoising (IMD). Only few TDCs in these edge pixels are activated, resulting in significant power and data savings. Afterward, the full-format image is reconstructed by a U-Net using the obtained depth information from these edge pixels. For the first time, we proposed a high-resolution 512 × 512 SPAD-based dToF sensor with a low power of 83.3 mW, a distance accuracy of 0.9 cm, and a frame rate of 60 fps. The high-resolution 3D image can be reconstructed by only 3.5% sparse edge pixels, achieving a PSNR of 35.2 dB. The CEDAR architecture can achieve 16× pixel format and image resolution improvement under the same constraint of power dissipation.

References

[1]
Li et al. Lidar for autonomous driving: The principles, challenges, and trends for automotive lidar and perception systems. IEEE Signal Processing Magazine, 37(4):50--61, 2020.
[2]
Campbell et al. Recent advances in avalanche photodiodes. Journal of Lightwave Technology, 34(2):278--285, 2015.
[3]
Morimoto et al. 3.2 megapixel 3d-stacked charge focusing spad for low-light imaging and depth sensing. In 2021 IEEE International Electron Devices Meeting (IEDM), pages 20.2.1--20.2.4, 2021.
[4]
Kazuhiro Morimoto et al. Megapixel time-gated spad image sensor for 2d and 3d imaging applications. Optica, 7(4):346--354, Apr 2020.
[5]
Zhang et al. A 30-frames/s, 252 × 144 spad flash lidar with 1728 dual-clock 48.8-ps tdcs, and pixel-wise integrated histogramming. IEEE Journal of Solid-State Circuits, 54(4):1137--1151, 2019.
[6]
Padmanabhan et al. 7.4 a 256×128 3d-stacked (45nm) spad flash lidar with 7-level coincidence detection and progressive gating for 100m range and 10klux background light. In 2021 IEEE International Solid-State Circuits Conference (ISSCC), volume 64, pages 111--113, 2021.
[7]
Stoppa et al. A reconfigurable qvga/q3vga direct time-of-flight 3d imaging system with on-chip depth-map computation in 45/40 nm 3d-stacked bsi spad cmos. In Proc. Int. Image Sensor Workshop, pages 53--56, 2021.
[8]
Erdogan et al. A 16.5 giga events/s 1024× 8 spad line sensor with per-pixel zoomable 50ps-6.4 ns/bin histogramming tdc. In 2017 Symposium on VLSI Circuits, pages C292--C293. IEEE, 2017.
[9]
Mauro Buttafava et al. Spad-based asynchronous-readout array detectors for image-scanning microscopy. Optica, 7(7):755--765, Jul 2020.
[10]
Cui et al. Toward implementing multichannels, ring-oscillator-based, vernier time-to-digital converter in fpgas: Key design points and construction method. IEEE Transactions on Radiation and Plasma Medical Sciences, 1(5):391--399, 2017.
[11]
M. et al. Elad. Super-resolution reconstruction of image sequences. IEEE Transactions on Pattern Analysis and Machine Intelligence, 21(9):817--834, 1999.
[12]
Eilertsen et al. Hdr image reconstruction from a single exposure using deep cnns. ACM Trans. Graph., 36(6), nov 2017.
[13]
Zitnick et al. High-quality video view interpolation using a layered representation. ACM Trans. Graph., 23(3):600--608, aug 2004.
[14]
Ronneberger et al. U-net: Convolutional networks for biomedical image segmentation. In Medical Image Computing and Computer-Assisted Intervention-MICCAI 2015: 18th International Conference, Munich, Germany, October 5-9, 2015, Proceedings, Part III 18, pages 234--241. Springer, 2015.
[15]
Zhirong et al. Wu. 3d shapenets: A deep representation for volumetric shapes. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR), June 2015.
[16]
Song et al. Sun rgb-d: A rgb-d scene understanding benchmark suite. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR), June 2015.
[17]
Henderson et al. 5.7 a 256×256 40nm/90nm cmos 3d-stacked 120db dynamic-range reconfigurable time-resolved spad imager. In 2019 IEEE International Solid-State Circuits Conference - (ISSCC), pages 106--108, 2019.
[18]
Kumagai et al. 7.3 a 189×600 back-illuminated stacked spad direct time-of-flight depth sensor for automotive lidar systems. In 2021 IEEE International Solid-State Circuits Conference (ISSCC), volume 64, pages 110--112, 2021.
Index terms have been assigned to the content through auto-classification.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '24: Proceedings of the 61st ACM/IEEE Design Automation Conference
June 2024
2159 pages
ISBN:9798400706011
DOI:10.1145/3649329
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Sponsors

In-Cooperation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 07 November 2024

Check for updates

Author Tags

  1. 3D imaging
  2. image reconstruction
  3. SPAD
  4. computing in pixel

Qualifiers

  • Research-article

Funding Sources

Conference

DAC '24
Sponsor:
DAC '24: 61st ACM/IEEE Design Automation Conference
June 23 - 27, 2024
CA, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 152
    Total Downloads
  • Downloads (Last 12 months)152
  • Downloads (Last 6 weeks)53
Reflects downloads up to 03 Mar 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media