skip to main content
10.1145/3649329.3658261acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article
Open access

Optimal Transistor Folding and Placement for Synthesizing Standard Cells of Complementary FET Technology

Published: 07 November 2024 Publication History

Abstract

As the VLSI technology continues to scale beyond 5nm, a strong demand on the continuing layout reduction of standard cells is required. However, the standard cells with conventional FinFET or nanosheet-FET structure are becoming much hard to meet this requirement due to the lateral P-FET and N-FET separation. It has been widely accepted that Complementary-FET (CFET) is a promising technology, which stacks P-FET on N-FET or vice versa, to achieve this objective. In comparison with synthesizing the conventional FET based standard cells, two prominent optimization tasks in CFET based multi-row cell synthesis that significantly affect the cell quality, in terms of area and routability, are (1) determining transistor folding shapes and (2) determining placement order of transistors with fully secured vertical i.e., z-directional routing space on the stacked FETs as well as buried power rail (BPR). In this work, we propose an optimal solution to the combined problem of tasks 1 and 2. Precisely, we develop a search tree-based area-optimal method of transistor folding and placement, in which we accelerate the cost computation of partial solutions by formulating it into dynamic programming while performing a strict feasibility checking of securing in-cell vertical routing space of partial solutions by formulating and solving it into an instance of network flow problem. In the meantime, through experiment with benchmark circuits, it is shown that the CFET cells produced by our cell synthesizer are 5% smaller in size on average even with 38% shorter total metal length and 70% less use of metal2 for in-cell routing over the cells produced by the recent state-of-the-art CFET cell generator.

References

[1]
K. Baek and T. Kim. 2021. Simultaneous transistor folding and placement in standard cell layout synthesis. In IEEE/ACM ICCAD.
[2]
C. K. Cheng et al. 2021. Complementary-FET (CFET) standard cell synthesis framework for design and system technology co-optimization using SMT. IEEE TVLSI (2021).
[3]
C. K. Cheng et al. 2021. Multirow complementary-FET (CFET) standard cell synthesis framework using satisfiability modulo theories (SMTs). IEEE Journal on Exploratory Solid-State Computational Devices and Circuits (2021).
[4]
D. Prasad et al. 2019. Buried power rails and back-side power grids: Arm® cpu power delivery network design beyond 5nm. In IEEE IEDM.
[5]
G. Bae et al. 2018. 3nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications. In IEEE IEDM.
[6]
J. Ryckaert et al. 2018. The complementary FET (CFET) for CMOS scaling beyond N3. In IEEE Symposium on VLSI Technology.
[7]
L. D Moura et al. 2008. Z3: An efficient SMT solver. In International conference on Tools and Algorithms for the Construction and Analysis of Systems.
[8]
L. T. Clark et al. 2016. ASAP7: A 7-nm finFET predictive process design kit. Microelectronics Journal (2016).
[9]
M. G. Bardon et al. 2015. Dimensioning for power and performance under 10nm: The limits of FinFETs scaling. In IEEE ICICDT.
[10]
N. Loubet et al. 2017. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. In IEEE Symposium on VLSI Technology.
[11]
S. M. Y. Sherazi et al. 2019. CFET standard-cell design down to 3-track height for node 3nm and below. In SPIE Advanced Lithography.
[12]
S. Subramanian et al. 2020. First monolithic integration of 3d complementary fet (cfet) on 300mm wafers. In IEEE Symposium on VLSI Technology.
[13]
IEEE. 2018. International Roadmap for Device and Systems. https://irds.ieee.org
[14]
Oliscience. [n. d.]. OpenCores. https://opencores.org
[15]
E. Park and T. Song. 2022. Complementary FET (CFET) standard cell design for low parasitics and its impact on VLSI prediction at 3-nm process. In IEEE TVLSI.
[16]
H.-S. P. Wong. 2005. Beyond the conventional transistor. In Solid-State Electron.

Index Terms

  1. Optimal Transistor Folding and Placement for Synthesizing Standard Cells of Complementary FET Technology
                Index terms have been assigned to the content through auto-classification.

                Recommendations

                Comments

                Information & Contributors

                Information

                Published In

                cover image ACM Conferences
                DAC '24: Proceedings of the 61st ACM/IEEE Design Automation Conference
                June 2024
                2159 pages
                ISBN:9798400706011
                DOI:10.1145/3649329
                This work is licensed under a Creative Commons Attribution International 4.0 License.

                Sponsors

                In-Cooperation

                Publisher

                Association for Computing Machinery

                New York, NY, United States

                Publication History

                Published: 07 November 2024

                Check for updates

                Qualifiers

                • Research-article

                Conference

                DAC '24
                Sponsor:
                DAC '24: 61st ACM/IEEE Design Automation Conference
                June 23 - 27, 2024
                CA, San Francisco, USA

                Acceptance Rates

                Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

                Upcoming Conference

                DAC '25
                62nd ACM/IEEE Design Automation Conference
                June 22 - 26, 2025
                San Francisco , CA , USA

                Contributors

                Other Metrics

                Bibliometrics & Citations

                Bibliometrics

                Article Metrics

                • 0
                  Total Citations
                • 76
                  Total Downloads
                • Downloads (Last 12 months)76
                • Downloads (Last 6 weeks)76
                Reflects downloads up to 25 Dec 2024

                Other Metrics

                Citations

                View Options

                View options

                PDF

                View or Download as a PDF file.

                PDF

                eReader

                View online with eReader.

                eReader

                Login options

                Media

                Figures

                Other

                Tables

                Share

                Share

                Share this Publication link

                Share on social media