Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs
Abstract
References
Recommendations
3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits
In recent years, the multigate field-effect transistor (FET) has emerged as the most viable contender for technology scaling down to the sub-10-nm nodes. The nonplanar nature of multigate devices, along with rapidly shrinking front-end-of-line (FEOL) ...
Reliable and low power Negative Capacitance Junctionless FinFET based 6T SRAM cell
AbstractThe increasing demand of portable gadgets for emerging VLSI applications call for the low power 6 T static random-access memory (SRAM) cell design. In this work, a 6 T SRAM cell has been designed using Negative Capacitance Junctionless ...
Highlights- NC-JL FinFET based SRAM offers better stability, reliability with low power.
- It ...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Check for updates
Qualifiers
- Research-article
- Research
- Refereed limited
Funding Sources
- the National Science and Technology Major Project
- the National Natural Science Foundation of China
Conference
Acceptance Rates
Upcoming Conference
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 465Total Downloads
- Downloads (Last 12 months)465
- Downloads (Last 6 weeks)140
Other Metrics
Citations
View Options
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML FormatLogin options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in