Implementation of time interleaved ADC based on delay line
Authors: 
Jie Wu, Yubo MaAuthors Info & Claims
Jie Wu, Yubo MaAuthors Info & ClaimsPages 504 - 509
Abstract
This article focuses on the study and design of a time-interleaved ADC (TIADC) utilizing delay lines. This approach has the advantage of using a cost-effective, multi-channel, low-speed ADC, thereby significantly reducing system costs. Furthermore, the implementation of time interleaving through signal delay eliminates the need for high-precision multi-phase clocks, further streamlining the system. To address the issue of channel frequency response mismatches within the TIADC and mitigate their impact on system performance, this paper employs a foreground calibration method based on perfect reconstruction theory. To assess the system's performance and the effectiveness of the calibration method, a 4-channel TIADC system with a 5GSPS sampling rate, designed using delay lines, is evaluated. Performance is measured in terms of signal-to-noise ratio (SNR) and spurious-free dynamic range (SFDR). The test results demonstrate that, after calibration, the SNR performance of the TIADC is improved by 3 to 10 dB, and the SFDR performance is enhanced by 5 to 20 dB.
References
[1]
B. Razavi. 2013. Design Considerations for Interleaved ADCs. IEEE J. Solid-State Circuits. 48 (2013), pp.1806-1817. https://doi.org/ 10.1109/JSSC.2013.2258814
[2]
AZEREDO-LEME C. 2011. Clock jitter effects on sampling: A tutorial. IEEE Circuits and Systems Magazine, 2011, 11(3): 26-37. https://doi.org/ 10.1109/MCAS.2011.942067.
[3]
ELBORNSSON J, GUSTAFSSON F, EKLUND J E. 2004. Blind adaptive equalization of mismatch errors in a time-interleaved a/d converter system. IEEE Transactions on Circuits and Systems I: Regular Papers, 2004, 51(1): 151-158. https://doi.org/ 10.1109/TCSI.2003.821300
[4]
SINGH S, ANTTILA L, EPP M, 2015. Frequency response mismatches in 4-channel time interleaved adcs: Analysis, blind identification, and correction. IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62(9): 2268-2279. https://doi.org/10.1109/TCSI.2015.2459554.
[5]
QIU Y, LIU Y J, ZHOU J, 2018. All-digital blind background calibration technique for any channel time-interleaved adc. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65(8): 2503-2514. https://doi.org/10.1109/TCSI.2018.2794529
[6]
Lei Zhao, Zouyi Jiang, Ruoshi Dang, Zhe Cao, Xingshun Gao, Boyu Cheng, Jiadong Hu, Shubin Liu, Qi An. 2018. An 8-Gs/s 12-Bit TIADC System with Real-Time Broadband Mismatch Error Correction. IEEE Transactions on Nuclear Science. 2018, 65(12) :2892-2900. https://doi.org/ 10.1109/TNS.2018.2878875
[7]
H. Shen, D. John and B. Cardiff. 2022. A Background Calibration for Joint Mismatch in the OFDM System with Time-Interleaved ADC. IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 9, pp. 3630-3634, https://doi.org/10.1109/TCSII.2022.3182235.
[8]
LIU S, ZHAO L, LI S. 2022. A novel all-digital calibration method for timing mismatch in time interleaved adc based on modulation matrix. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69(7): 2955-2967. https://doi.org/10.1109/TCSI.2022.3163431
[9]
H. Shen, A. Blaq, D. John and B. Cardiff. 2023. A Foreground Mismatch and Memory Harmonic Distortion Calibration Algorithm for TIADC, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 70, no. 3, pp. 1110-1120. https://doi.org/10.1109/TCSI.2022.3229208.
[10]
Chen Xu, Shilie Zheng, Xinyi Chen, Hao Chi, Xiaofeng Jin and Xianmin Zhang. 2015. Photonic-assisted time-interleaved ADC based on optical delay line. Journal of Optics, 2015, 18(1):015704. https://dx.doi.org/10.1088/2040-8978/18/1/015704
Index Terms
- Implementation of time interleaved ADC based on delay line
Recommendations
A novel time-interleaved two-step single-slope ADC architecture based on both resistor ladder and current source ramp generator
In this paper, analysis and design of the time-interleaved two-step single-slope ADCs are presented. In these types of ADCs, the ramp generator circuit is an obstacle for high-resolution specifications. A novel structure for enhancement of the ramp ...
A mismatch-error minimized four-channel time-interleaved 11 b 150 MS/s pipelined SAR ADC
This work proposes a four-channel time-interleaved 11 b 150 MS/s pipelined SAR ADC based on various analog techniques to minimize mismatches between channels without any calibration scheme. The proposed ADC eliminates an input SHA to reduce offset ...
A 7.5 GS/s flash ADC and a 10.24 GS/s time-interleaved ADC for backplane receivers in 65 nm CMOS
This paper presents a 7.5 GS/s, 4.5 bit flash analog-to-digital converter (ADC) for high-speed backplane communication. A two-stage track-and-hold (T/H) structure enables high input bandwidth and low power consumption at the same time. A sampling clock ...
Comments
Information & Contributors
Information
Published In
October 2023
1809 pages
ISBN:9798400708305
DOI:10.1145/3650400
Copyright © 2023 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 17 April 2024
Check for updates
Qualifiers
- Research-article
- Research
- Refereed limited
Conference
EITCE 2023
EITCE 2023: 2023 7th International Conference on Electronic Information Technology and Computer Engineering
October 20 - 22, 2023
Xiamen, China
Acceptance Rates
Overall Acceptance Rate 508 of 972 submissions, 52%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 30Total Downloads
- Downloads (Last 12 months)30
- Downloads (Last 6 weeks)6
Reflects downloads up to 08 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign inFull Access
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML Format