Alper Buyuktosunoglu
- 1.D. H. Albonesi. Dynamic IPC/Clock Rate Optimization. Proc. ISCA-25, pp. 282-292, June/July 1998. Google Scholar
Digital Library
- 2.D. H. Albonesi. The Inherent Energy Efficiency of Complexity-Adaptive Processors. Proc. ISCA Workshop on Power-Driven Microarchitecture, June 1998.Google Scholar
- 3.R. Balasubramonian, D.H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures. 33rd International Symposium on Microarchitecture, pp. 245-257, December 2000. Google ScholarDigital Library
- 4.M. Butler and Y.N Patt. An investigation of the performance of various dynamic scheduling techniques. Proc. ISCA-92, pp. 1-9. Google ScholarDigital Library
- 5.G. Cai. Architectural level power/performance optimization and dynamic power estimation. Proc. of the Cool Chips Tutorial, in conjunction with Micro-32, 1999.Google Scholar
- 6.R. Canal and A. Gonzalez. A low-complexity issue logic. Proc. ACM Int'l. Conference on Supercomputing (ICS), pp. 327-335, Santa Fe, N.M., June 2000. Google ScholarDigital Library
- 7.D. M. Chapiro. Globally-Asynchronous Locally-Synchronous systems. PhD thesis, Stanford University, October 1984. Google ScholarDigital Library
- 8.D. Folegnani and A. Gonzalez. Reducing the power consumption of the issue logic. Proc. ISCA Workshop on Complexity-Effective Design, June 2000.Google Scholar
- 9.R. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19(2): 24-36, March/April 1999. Google ScholarDigital Library
- 10.S. Palacharla, N. P. Jouppi and J. E. Smith. Complexity-effective superscalar processors. Proc. ISCA-97, pp. 206-218, June 1997. Google ScholarDigital Library
- 11.M. D. Powell, S.H. Yang, B. Falsafi, K. Roy, T. N. Vijaykumar. Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2000. Google ScholarDigital Library
- 12.C. L.Seitz. System Timing. In Carver A. Mead and Lynn A. Conway, editors, Introduction to VLSI Systems, chapter 7, Addison-Wesley, 1980.Google Scholar
- 13.A. Sjogren and C. Myers. Interfacing synchronous and asynchronous modules within a high-speed pipeline. Proceedings of the 17th Conference on Advanced Research in VLSI, September 1997. Google ScholarDigital Library
- 14.K. Wilcox and S. Manne. Alpha Processors: A history of power issues and a look to the future. Proc. of the Cool Chips Tutorial, in conjunction with Micro-32, 1999.Google Scholar
- 15.K.Yeager. The Mips R10000 superscalar microprocessor. IEEE Micro, 16(2): 28-41, April 1996. Google ScholarDigital Library
- 16.AS/X User's Guide. IBM Corporation, New York, 1996.Google Scholar
Index Terms
- A circuit level implementation of an adaptive issue queue for power-aware microprocessors
Recommendations
A scalable low power issue queue for large instruction window processors
ICS '06: Proceedings of the 20th annual international conference on SupercomputingLarge instruction windows and issue queues are key to exploiting greater instruction level parallelism in out-of-order superscalar processors. However, the cycle time and energy consumption of conventional large monolithic issue queues are high. ...
Power-aware issue queue design for speculative instructions
DAC '03: Proceedings of the 40th annual Design Automation ConferenceSpeculatively issued instructions may be particularly sensitive to increases in pipeline depth. Our results indicate that as pipeline depth increases, speculation increases the percentage of issue queue instructions that are waiting to be potentially re-...
Power-efficient issue queue design
Power aware computingIncreasing levels of power dissipation threaten to limit the performance gains of future high-end, out-of-order issue microprocessors. Therefore, it is imperative that designers devise techniques that significantly reduce the power dissipation of the ...
Comments