F. Corno
M. Sonza Reorda
G. Squillero
- 1.M. Abramovici, M.A. Breuer, A.D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990]]Google Scholar
- 2.L. J. Avra, E.J. McCluskey, "Synthesizing for Scan Dependence in Built-in Self-testable Designs," Proceedings IEEE International Test Conf., 1993, pp. 734-743]] Google ScholarDigital Library
- 3.P.H. Bardell, W.H. McAnney, "Self-Testing of Multichip Logic Modules," Proceedings IEEE International Test Conf., 1982, pp. 200-204]]Google Scholar
- 4.F. Brglez, D. Bryant, K. Kozminski, "Combinational profiles of sequential benchmark circuits," Proc. Int. Symp. on Circuits And Systems, 1989, pp. 1929-1934]]Google ScholarCross Ref
- 5.F. Corno, P. Prinetto, M. Sonza Reorda, "Circular Self-Test Path for FSMs," IEEE Design & Test of Computers, Winter 1996, pp. 50-60]] Google ScholarDigital Library
- 6.F. Corno, M. Sonza Reorda, G. Squillero, "The Selfish Gene Algorithm: a New Evolutionary Optimization Strategy," 13th Annual ACM Symposium on Applied Computing, February 1998, pp. 349-355]] Google ScholarDigital Library
- 7.F. Corno, M. Sonza Reorda, G. Squillero, "Optimizing Deceptive Functions with the SG-Clans Algorithm", CEC'99: 1999 Congress on Evolutionary Computation, Washington DC (USA), July 1999, pp. 2190-2195]]Google Scholar
- 8.F. Corno, M. Sonza Reorda, G. Squillero, "Evolving Cellular Automata for Self-Testing Hardware," ICES2000: Third International Conference on Evolvable Systems: From Biology to Hardware, Edinburgh (UK), April 2000, pp. 31-39]] Google ScholarDigital Library
- 9.F. Corno, M. Rebaudengo, M. Sonza Reorda, G. Squillero, M. Violante, "Low Power BIST via Hybrid Cellular Automata," VTS2000: 18th IEEE VLSI Test Symposium, Montreal, Canada (USA), May 2000, pp. 29-34]] Google ScholarDigital Library
- 10.F. Corno, M. Sonza Reorda, G. Squillero, "Exploiting the Selfish Gene Algorithm for Evolving Hardware Cellular Automata," CEC2000: Congress on Evolutionary Computation, San Diego (USA), July 2000, pp. 1401-1406]]Google Scholar
- 11.G. R. Harik, F. G. Lobo, D. E. Goldberg, "The Compact Genetic Algorithm," 1998 IEEE International Conference on Evolutionary Computation, 1998, pp. 323-327]]Google Scholar
- 12.P. D. Hortensius, R. D. McLeod, W. Pries, D.M. Miller, H.C. Card, "Cellular Automata-Based Pseudorandom Number Generators for Built-In Self-Test," IEEE Trans Transactions on Computer-Aided Design, Vol. 8, No. 8, August 1989, pp. 842-859]]Google ScholarDigital Library
- 13.A. Krasniewski, S. Pilarski, "Circular Self-Test Path: a Low-cost BIST Technique for VLSI Circuits," IEEE Trans. on Computer-Aided Design, Vol. 8, No. 1, Jan. 1989, pp. 46-55]]Google ScholarDigital Library
- 14.M. Serra, T. Slater, J. C. Muzio, D. M. Miller, "The Analysis of One-Dimensional Linear Cellular Automata and Their Aliasing Properties," IEEE Transactions on Computer-Aided Design, Vol. 9, No. 7, July 1990, pp. 767-778]]Google ScholarDigital Library
- 15.N.A. Touba, "Obtaining High Fault Coverage with Circular BIST via State Skipping," IEEE VLSI Test Symposium, 1997]] Google ScholarDigital Library
- 16.These benchmark circuits can be downloaded from the CAD Benchmarking Laborarory at the address http://www.cbl.ncsu.edu/www/CBL_Docs/Ben ch.html]]Google Scholar
Index Terms
- Evolving effective CA/CSTP: BIST architectures for sequential circuits
Recommendations
CA-CSTP: A New BIST Architecture for Sequential Circuits
ETW '00: Proceedings of the IEEE European Test WorkshopCircular Self-Test Path (CSTP) is an attractive technique for implementing BIST in sequential circuits; unfortunately, there are cases in which the fault coverage it attains is unacceptably low. This paper proposes a new architecture, named CA-CSTP, ...
An effective two-pattern test generator for Arithmetic BIST
Built-In Self Test (BIST) techniques perform test pattern generation and response verification operations on-chip. In Arithmetic BIST, modules that commonly exist in datapaths (accumulators, counters, etc.) are utilized to perform the above-mentioned ...
CA-BIST for Asynchronous Circuits: A Case Study on the RAPPID Asynchronous Instruction Length Decoder
ASYNC '00: Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and SystemsThis paper presents a case study in low-cost non-invasive Built-In Self Test (BIST) for RAPPID, a large-scale 120,000-transistor asynchronous version of the Pentium Pro Instruction Length Decoder, which runs at 3.6 GHz. RAPPID uses a synchronous 0.25 ...
Comments