Michael L. Rieger
ABSTRACT
In this paper, we describe new types of layout design constraints needed to effectively leverage advanced optical wafter lithography techniques. Most of these constraints are dictated by the physics of advanced lithography processes, while other constraints are imposed by new photomask techniques. Among the methods discussed are 1) phase shift mask (PSM) lithography in which phase information is placed to the photomask in combination with conventional clear and dar information; 2) optical proximity correction (OPC) where predictable distorations in feature geometry are corrected by putting an inverse distortion on the mask; 3) off-axis illumination optics that improve resolution of some configurations at the expense of others; and 4) use of non-resolving assist features that improve neighboring structures.
- 1.Yen, A., Tritchkov, A., Stirniman, J.P., Vandenberghe, G., Jonckheere, R., Ronse, K., Van den hove, L., Characterization and correction of optical proximity effects.., J. Vac. Sci Technol. B 14(6), Nov/Dec 1996.Google Scholar
Cross Ref
- 2.Park, C.H., Kim, Y.H., Lee, H.J., Kong, J.T., Lee, S.H., A practical approach to control full chip level gate CD in DUV lithography, SPIE vol. 3334 (1998).Google Scholar
- 3.Semiconductor Industry Association, International Technology Roadmap for Semiconductors: 1999 edition, Austin, TX: International SEMATECH, 1999.Google Scholar
- 4.Wagner, C., Kaiser, W., Mulkens, J., Flagello D., Advanced Technology for Extending Optical Lithography, SPIE Microlithography, vol. 4000, (2000).Google Scholar
- 5.Levenson, M.D., Viswanathan, N.S., Simpson, R.A., Improving resolution in photolithography with a phase-shifting mask, IEEE Trans. on Electron Devices, 29(11):1828-1836, 1982.Google ScholarCross Ref
- 6.A. B. Kahng, S. Vaya and A. Zelikovsky, "New Graph Bipartizations for Double-Exposure, Bright Field Alternating Phase-Shift Mask Layout", Proc. Asia and South Pacific Design Automation Conf., Jan. 2001, pp. 133-138. Google ScholarDigital Library
- 7.Liu, H.Y., Karklin, L., Wang, Y.T., Pati, Y.C., The application of alternating phase-shifting masks.., SPIE vol 3236, 1998.Google Scholar
- 8.Suzuki, A., Saitoh, K., Yoshii, M., Multilevel imaging system realizing k1=0.3 lithography, SPIE vol. 3679 (1999).Google Scholar
- 9.Fritze, M., Tyrrell, D., Astolfi, D., Yost, D., Davis, P., Wheeler, B., Mallen, R., Jarmolowicz, J., Cann, S., 100-nm Node Lithography with KrF?, SPIE Microlithography (2001).Google Scholar
- 10.Levenson, M.D., Peterson, J.S., Gerold, D.G., Mack, C.A., Pahse Phirst An improved strong-PSM paradigm, SPIE Microlithography (2001).Google Scholar
- 11.Levenson, M.D., Phase shifting mask strategies: isolated dark lines, Microlithography World !, 6-12 (March/April 1992).Google Scholar
- 12.Kim, S.M., Kim, S.J., Bang, C.J., Ham, Y.M., Baik, K.H., Optimization of Dipole Off-Axis Illumination.., Japan J. Appl. Physics, vol 39 Part 1, No. 12B (2000).Google Scholar
- 13.Rieger, M., Stirniman, J., TCAD physical verification for reticle enhancement techniques, Solid State Technology, Vol. 43, No. 7, July 2000.Google Scholar
Index Terms
- Layout design methodolgies for sub-wavelength manufacturing
Recommendations
Adoption of OPC and the impact on design and layout
DAC '01: Proceedings of the 38th annual Design Automation ConferenceWith the adoption of various combinations of resolution enhancement techniques (RET) for IC lithography, different process constraints are placed on the IC layout. The final layout used for mask production is dramatically different that the original ...
Superlens imaging lithography for high aspect ratio sub-wavelength pattern employing trilayer resist process
Recently, superlens imaging lithography below the diffraction limit has been experimentally verified. However, the short exposure depth owing to the near-field attribute of this method restricts its practical application. A tri-layer resist process, ...
Adoption of OPC and the impact on design and layout
DAC '01: Proceedings of the 38th annual Design Automation ConferenceWith the adoption of various combinations of resolution enhancement techniques (RET) for IC lithography, different process constraints are placed on the IC layout. The final layout used for mask production is dramatically different than the original ...
Comments