skip to main content
10.1145/378239.379051acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article

High-quality operation binding for clustered VLIW datapaths

Authors Info & Claims
Published:22 June 2001Publication History

ABSTRACT

Clustering is an effective method to increase the available parallelism in VLIW datapaths without incurring severe penalties associated with large number of register file ports. Efficient utilization of a clustered datapath requires careful binding of operations to clusters. The paper proposes a binding algorithm that effectively explores tradeoffs between in-cluster operation serialization and delays associated with data transfers between clusters. Extensive experimental evidence is provided showing that the algorithm generates high quality solutions for basic blocks, with up to 29% improvement over a state-of-the-art advanced binding algorithm.

References

  1. 1.A. Capitanio, N. Dutt, and A. Nicolau. Partitioned register files for VLIWs: A preliminary analysis of tradeoffs. In Proceedings of the 25th Annual International Symposium on Microarchitecture, pages 292-300, Portland, OR, Dec. 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. 2.R. Colwell, W. Hall, C. Joshi, D. Papworth, P. Rodman, and J. Tornes. Architecture and implementation of a VLIW supercomputer. In Proceedings of Supercomputing '90, pages 910 - 919, Branford, CT, Nov. 1990. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. 3.G. Desoli. Instruction assignment for clustered VLIW DSP compilers: A new approach. Technical Report HPL-98-13, Hewlett-Packard Company, Feb. 1998.Google ScholarGoogle Scholar
  4. 4.P. Faraboschi, G. Brown, J. A. Fisher, and G. Desoli. Lx: A technology platform for customizable VLIW embedded processing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, Vancouver, British Columbia, Canada, June 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. 5.M. M. Fernandes, J. Llosa, and N. Topham. Distributed modulo scheduling. In Proceedings of the Fifth International Symposium on High-Performance Computer Architecture, pages 130 - 134, Jan. 1999. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. 6.E. Ifeachor and B. Jervis. Digital signal processing: A practical approach. Addison-Wesley, 1993. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. 7.M. F. Jacome, G. de Veciana, and V. Lapinskii. Exploring performance tradeoffs for clustered VLIW datapaths. In Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided Design (ICCAD-2000), Nov. 5-9 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. 8.C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the Annual International Symposium on Microarchitecture, pages 330-335, 1997. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. 9.R. Leupers. Instruction scheduling for clustered VLIW DSPs. In Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, Philadelphia, PA, Oct. 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. 10.E. Nystrom and A. E. Eichenberger. Effective cluster assignment for modulo scheduling. In Proceedings of the 31st Annual International Symposium on Microarchitecture, pages 3-13, Dallas, TX, Nov. 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. 11.E. Ozer, S. Banerjia, and T. Conte. Unified assign and schedule: A new approach to scheduling for clustered register file microarchitectures. In Proceedings of the 31th Annual Intern. Symposium on Microarchitectures, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. 12.P. G. Paulin and J. P. Knight. Force-directed scheduling in automatic data path synthesis. In Proceedings of the 24th ACM/IEEE Design Automation Conference, pages 195-202, Miami Beach, FL, June 1987. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. 13.S. Rixner, W. J. Dally, B. Khailany, P. Mattson, U. J. Kapasi, and J. D. Owens. Register organization for media processing. In Proceedings of the 26th International Symposium on High-Performance Computer Architecture, May 1999.Google ScholarGoogle ScholarCross RefCross Ref
  14. 14.J. Sanchez and A. Gonzalez. Instruction scheduling for clustered VLIW architectures. In Proceedings of the 13th International Symposium on System Systhesis (ISSS-13), Madrid, Spain, Sept. 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. High-quality operation binding for clustered VLIW datapaths

                      Recommendations

                      Comments

                      Login options

                      Check if you have access through your login credentials or your institution to get full access on this article.

                      Sign in
                      • Published in

                        cover image ACM Conferences
                        DAC '01: Proceedings of the 38th annual Design Automation Conference
                        June 2001
                        863 pages
                        ISBN:1581132972
                        DOI:10.1145/378239

                        Copyright © 2001 ACM

                        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

                        Publisher

                        Association for Computing Machinery

                        New York, NY, United States

                        Publication History

                        • Published: 22 June 2001

                        Permissions

                        Request permissions about this article.

                        Request Permissions

                        Check for updates

                        Qualifiers

                        • Article

                        Acceptance Rates

                        Overall Acceptance Rate1,770of5,499submissions,32%

                        Upcoming Conference

                        DAC '24
                        61st ACM/IEEE Design Automation Conference
                        June 23 - 27, 2024
                        San Francisco , CA , USA

                      PDF Format

                      View or Download as a PDF file.

                      PDF

                      eReader

                      View online with eReader.

                      eReader