Vasily Moshnyaga
- 1.D. Folegnani and A. Gonzalez, `Reducing power consumption of the issue logic. Proc. Workshop on Complexity-Effective Design, (held in conjunction with ISCA-27) June 2000.]]Google Scholar
- 2.A. Buyuktosunoglu, S. Schuster, D. Brooks, P. Bose, P. Cook, D. Albonesi. An adaptive issue queue for reduced power at high performance, Proc. Workshop on Power Aware Computing Systems (PACS), (held in conjunction with ASPLOS-IX) November 2000.]] Google ScholarDigital Library
- 3.B. Bishop, T. Kelliher, M. J. Irwin. The design of a register renaming unit", Proc. Great Lake Symp., March 1999.]] Google ScholarDigital Library
- 4.S. Wallace, N. Dagli, and N. Bagherzadeh. Design and implementation of a 100MHz reorder buffer", Proc. Workshop on Power Aware Computing Systems (PACS), (held in conjunction with ASPLOS-IX) November 2000.]]Google Scholar
- 5.K. Yeager. The MIPSR10000 superscalar microprocessor. IEEE Micro, 16(2):28-40, April 1996.]] Google ScholarDigital Library
- 6.A. Ferrari, et al., An ASIC chip set for parallel fuzzy database minning. IEEE Micro, 16(4):60-67, December 1996.]] Google ScholarDigital Library
- 7.I. Verbauwhede, etc. In-place memory management of algebraic algorithms on application specific processors, Algorithms and Parallel VLSI Architectures. Elseiver Sc. Publ., pages 353-362, 1991.]]Google Scholar
- 8.B. Amrutur, Techniques to reduce power in fast wide memories. Proc. 1994 Int.Symp.on Low Power Electronics, pages 92-93, October 1994.]]Google ScholarCross Ref
- 9.K. Farkas, N. Jouppi and P. Chow, Register file design consideration in dynamically scheduled processors", Technical report, Compaq Western Research Lab., 1995.]]Google Scholar
- 10.R. Kessler, The Alpha 21264 microprocessor. IEEE Micro, 19(2): 24-36, March/April 1999.]] Google ScholarDigital Library
- 11.D. Brooks and M. Martonosi. Dynamically exploiting narrow width operands to improve processor power and performance. Proc. 5-th Int. Symp. on High Performance Computer Architecture, January 1999.]] Google ScholarDigital Library
- 12.V. G. Moshnyaga. An MAB truncation scheme for low-power video processors. Proc. IEEE Int. Symp. Circuits and Systems, (4), pages 291-294, June 1999.]]Google Scholar
- 13.J. Y. Tong, D. Nagle, and R. Rutenbar. Reducing powery optimizing the necessary precision range of oating point arithmetic. IEEE Trans. VLSI Systems,8(3):273-286, June 2000.]] Google ScholarDigital Library
- 14.M. R. Stan and W. P. Burleson. Low-power encodings for global communication in CMOS VLSI. IEEE Trans. VLSI Systems, 5(4): 444-455, December 1997.]] Google ScholarDigital Library
- 15.E. Musoll, T. Lang, and J. Cortadella. Working zone encoding for reducing the energy in microprocessor address busses. IEEE Trans. VLSI Systems, 6(4): 568-572, December 1998.]] Google ScholarDigital Library
- 16.L. Benini, G. De Micheli, E. Macii, M. Poncino, S. Quer. Reducing power consumption of core based systems by address bus encoding. IEEE Trans. VLSI Systems, 6(4):554-562, December 1998.]] Google ScholarDigital Library
- 17.Z. Hu and M. Martonosi. Reducing register file power consumption by exploiting value lifetime characteristics. Workshop on Complexity Effective Designs (WCED), (held in conjunction with ISCA-27), June 2000.]]Google Scholar
- 18.B. -I. Park Y. -S. Chang and C. -M. Kyung. Conforming in-verted data store for low power memory. Proc. Int. Symp. on Low Power Electronics and Design, pages 91-93, August 1999.]] Google ScholarDigital Library
- 19.L. Villa, M. Zhang and K. Asanovic Dynamic zero compression for cache energy reduction. Proc.33rd Int. Symp. on Microarchitecture, December 2000.]] Google ScholarDigital Library
- 20.R. Canal, A. Gonzalez, and J. E. Smith. Very low power pipelines using significant compression. Proc. 33rd Int. Symp. on Microarchitecture, December 2000.]] Google ScholarDigital Library
- 21.Standard Performance Evaluation Corporation. Spec95, 1995. http://www.spec.org]]Google Scholar
- 22.C. Lee, M. Potkanjak, and W. Mangione-Smith. Media-bench: A tool for evaluating and synthesizing multimedia and communication systems. Proc. 30-th Int. Symp. on Microarchitecture, December 1997.]] Google ScholarDigital Library
- 23.R. Canal and A. Gonzalez. A low-complexity issue logic. Proc. ACM Int. Conference on Supercomputing, pages 327-335, June 2000.]] Google ScholarDigital Library
- 24.D. Burger, T. Austin, and S. Benett. Evaluating future microprocessors: the SimpleScalar Tool Set. Technical report TR-1308, Univ. Wisconsin-Madison CS Dept., July 1996.]]Google Scholar
- 25.T. Matsumura, H. Segawa, S. Kumari, et al. A chip set for programmable real time MPEG2 MP@ML processor. IEICE Trans. Electronics, E-81-C (5): 680-694, May 1998.]]Google Scholar
Index Terms
- Energy reduction in queues and stacks by adaptive bitwidth compression
Recommendations
Energy aware lossless data compression
MobiSys '03: Proceedings of the 1st international conference on Mobile systems, applications and servicesWireless transmission of a bit can require over 1000 times more energy than a single 32-bit computation. It would therefore seem desirable to perform significant computation to reduce the number of bits transmitted. If the energy required to compress ...
Multiclass Energy Packet Networks with finite capacity energy queues
AbstractEnergy Packet Network (EPN) consists of a queueing network formed by N blocks, where each of them is formed by one data queue, that handles the workload, and one energy queue, that handles packets of energy.
We study an EPN ...
Stationary distributions and optimal control of queues with batch Markovian arrival process under multiple adaptive vacations
We consider an infinite-buffer single server queue with batch Markovian arrival process (BMAP) and exhaustive service discipline under multiple adaptive vacation policy. That is, the server serves until system emptied and after that server takes a ...
Comments