Srinivas Bodapati
Farid Najm
- 1.A.Dharchoudhury R.Panda D.Blaauw and D.Bearden.Design and analysis of power distribution networks in powerp micropro essor.In ACM/IEEE DAC pages 738 -743.IEEE,1998. Google Scholar
Digital Library
- 2.A.Bogliolo and L.Benini.Node sampling:a robust rtl power modeling approa h.In IEEE ICCAD pages 461 -467.ACM/IEEE,1998. Google ScholarDigital Library
- 3.A.Raghunathan S.Dey and N.K.Jha. Register-transfer level estimation techniques for swit hing activity and power onsumption.In IEEE ICCAD pages 158 -165.IEEE,1996. Google ScholarDigital Library
- 4.Q.Qiu Q.Wu.Chih-S.Ding and M.Pedram. Cy le-accurate macro-models for RT-level power le-analysis.IEEE Tans. on VLSI Systems 6:420 -528, December 1998. Google ScholarDigital Library
- 5.R.F.Gunst and R.L.Mason.Regression Analysis And Its Application, A Data-oriented approach Marcel Dekker,Inc, 1980.Google Scholar
- 6.S.Gupta and F.N.Najm.Power ma romodeling for high level power estimation.In 34th ACM/IEEE do- DAC pages 365 -370.IEEE,1997. Google ScholarDigital Library
- 7.S.Gupta and F.N.Najm.Energy-per-cy le estimation at rtl.In ISLPED pages 121 -126.IEEE,1999. Google ScholarDigital Library
- 8.A.K.Jain.The Fundamentals Of Digital Image Processing Prentice-Hall,Inc,1989. Google ScholarDigital Library
- 9.P.E.Landman and J.M.Rabaey.Ar hitectural power analysis:The dual bit type method.IEEE Trans. on VLSI Systems 3:173 -187,June 1995. Google ScholarDigital Library
- 10.A.V.Oppenheim and R.W.S hafer.Discrete-Time Signal Processing Prentice-Hall,Inc,1990. Google ScholarDigital Library
- 11.S.R.Powell and P.M.Chau.Estimating power dissipation of vlsi signal pro essing hips:The PFA technique.VLSI Signal Processing IV pages 250 -259, esti-March 1990.Google Scholar
Index Terms
- Frequency-domain supply current macro-model
Recommendations
Power supply current detectability of SRAM defects
ATS '95: Proceedings of the 4th Asian Test SymposiumWe investigate correlations between SRAM cell defects and power supply current including I/sub DDQ/ (peak value of quiescent power supply current) and i/sub DDT/ (transient power supply current). Our results show that the power supply current can be ...
A compact interband tunneling current model for Gate-on-Source/Channel SOI-TFETs
A tunneling probability-based drain current model for tunnel field-effect transistors (FETs) is presented. First, an analytical model for the surface potential and the potential at the channel---buried oxide interface is derived for a Gate-on-Source/...
An analytical drain current model for dual material engineered cylindrical/surrounded gate MOSFET
In this paper, a drain current model incorporating drain-induced barrier lowering (DIBL) has been developed for Dual Material gate Cylindrical/Surrounding gate MOSFET (DMG CGT/SGT MOSFET) and the expressions for transconductance and drain conductance ...
Comments