D. Ziegenbein
ABSTRACT
A typical characteristic of complex embedded systems is their large software share that consists of software processes either being directly written in an implementation language like C, or being created from abstract modeling tools (e. g. Simulink or StateMate) using standard code generators, or being reused from previous designs (e. g. legacy code). A major challenge is the safe integration of these separately designed system parts. This paper focuses on the formal analysis of software processes with respect to their non-functional properties like timing or power consumption. The proposed approach yields safe upper and lower bounds on these properties and has advantages over previous work in terms of accuracy and efficiency. Further, it is shown how the results of this process-level analysis can be utilized to generate a model for the system-wide validation of non-functional properties. The applicability of the approach is demonstrated using an example of a filter process operating on a packet stream.
- 1.A. V. Aho, R. Sethi, and J.D. Ullman. Compilers: Principles, Techniques and Tools. Addison-Wesley, Reading, GB, 1988. Google Scholar
Digital Library
- 2.Th. Benner, A. . Osterling, and R. Ernst. Comparison of Context Switching Methods for Fine Grain Process Scheduling. Technical Report CY-96-1, Institute of Computer Engineering, Technical University of Braunschweig, Germany, 1996.Google Scholar
- 3.C. Ferdinand and R. Wilhelm. On predicting data cache behavior for real-time systems. In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, Montreal, Canada, June 1998. Google ScholarDigital Library
- 4.D. D. Gajski, J. Zhu, R. D.omer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, 2000.Google ScholarCross Ref
- 5.R. Gerber, W. Pugh, and M. Saksena. Parametric dispatching of hard real-time taks. IEEE Transaction on Computers, 44(3):471-479, March 1995. Google ScholarDigital Library
- 6.C. Healy, R. Arnold, F. M. uller, D. Whalley, and M. Harmon. Bounding pipeline and instruction cache performance. IEEE Transactions on Computers, pages 53-70, January 1999. Google ScholarDigital Library
- 7.M. Hill. DINERO III Cache Simulator: Source Code, Libraries and Documentation. www.ece.cmu.edu/ ece548/tools/dinero/src/, 1998.Google Scholar
- 8.M. Jersak, D. Ziegenbein, F. Wolf, K. Richter, R. Ernst, F. Cieslok, J. Teich, K. Strehl, and L. Thiele. Embedded system design using the spi workbench. In Proceedings 3rd Forum on Design Languages, T. ubingen, Germany, September 2000.Google Scholar
- 9.P. V.Knudsen and J. Madsen. Communication estimation for hardware/software codesign. In Sixth International Workshop on Hardware/Software Codesign CODES/Cashe '98, pages 55-59, Seattle, USA, March 1998. Google ScholarDigital Library
- 10.Y. S. Li and S. Malik. Performance Analysis of Real-Time Embedded Software. Kluwer Academic Publishers, 1999. Google ScholarDigital Library
- 11.T. Lundquist and P. Stenstr. om. Integrating path and timing analysis using instruction level simulation techniques. In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, Montreal, Canada, June 1998. Google ScholarDigital Library
- 12.Open SystemC Initiative. SystemC. http://www.systemc.org/.Google Scholar
- 13.L. Semeria, K. Sato, and G. De Micheli. Resolution of dynamic memory allocation and pointers for the behavioral synthesis from c. In Design Automation and Test in Europe DATE'00, pages 312-319, Paris, France, March 2000. Google ScholarDigital Library
- 14.V. Tiwari, S. Malik, and A. Wolfe. Instruction level power analysis and optimisation of software. The Journal of VLSI Signal Processing, 13(2/3):223-238, August 1996. Google ScholarDigital Library
- 15.F. Wolf and R. Ernst. Data ow based cache prediction using local simulation. In Proceedings of the IEEE High Level Design Validation and Test Workshop, pages 155-160, Berkeley, USA,November 2000. Google ScholarDigital Library
- 16.F. Wolf and R. Ernst. Execution cost interval refinement in static software analysis. Journal of Systems Architecture, The EUROMICRO Journal, Special Issue on Modern Methods and Tools in Digital System Design, 47(3-4):339-356, April 2001. Google ScholarDigital Library
- 17.F. Wolf, J. Kruse, and R. Ernst. Segment-wise timing and power measurement in software emulation. In Proceedings of the IEEE/ACM Design, Automation and Test in Europe Conference, Designers' Forum, pages 165-169, Munich, Germany, March 2001.Google Scholar
- 18.D. Ziegenbein, R. Ernst, K. Richter, J. Teich, and L. Thiele. Combining multiple models of computation for scheduling and allocation. In Proceedings Sixth International Workshop on Hardware/Software Co-Design (Codes/CASHE '98), pages 9-13, Seattle, USA, March 1998. Google ScholarDigital Library
- 19.D. Ziegenbein, K. Richter, R. Ernst, J. Teich, and L. Thiele. Representation of process mode correlation for scheduling. In Proceedings International Conference on Computer-Aided Design (ICCAD '98), San Jose, USA, November 1998. Google ScholarDigital Library
Index Terms
- Interval-Based Analysis of Software Processes
Recommendations
Interval-Based Analysis of Software Processes
LCTES '01: Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systemsA typical characteristic of complex embedded systems is their large software share that consists of software processes either being directly written in an implementation language like C, or being created from abstract modeling tools (e. g. Simulink or ...
Interval-Based Analysis of Software Processes
A typical characteristic of complex embedded systems is their large software share that consists of software processes either being directly written in an implementation language like C, or being created from abstract modeling tools (e. g. Simulink or ...
Value-Based Processes for COTS-Based Applications
Traditional software process models assume the software system will be developed largely by writing code from scratch, and thus fail to address many of the challenges associated with developing COTS-based applications (CBAs). This often leads to the ...
Comments