ABSTRACT
A crucial part of the Computer Organization course is the design and analysis of hardware circuits. To teach this part of the course efficiently and to involve the entire class in the design of circuits, we have designed the SCAN system. Starting with a textual specification of a circuit, SCAN generates Java classes that can be used to simulate the way the circuit works. These circuits can be simulated locally or can join with other circuits to simulate larger machine function over a network. This paper describes the SCAN system, the Java classes it generates, and the way we use this in the Computer Organization class.
- Banzhaf, W., Computer-Aided Circuit Analysis Using PSpice, Prentice-Hall, 1992, ISBN 0-13-159534-2. Google ScholarDigital Library
- Gibbs, N and Tucker, A., "A Model Curriculum for a Liberal Arts Degree in Computer Science", Communications of the ACM, Vol. XX, No. XX, March 1986, pp. 202-210. Google ScholarDigital Library
- Jones, D. "Iowa Logic Simulator", available online: http://www.cs.uiowa.edu/~jones/logicsim.Google Scholar
- Walker, H., and Schneider, G. M., "A Revised Model Curriculum for a Liberal Arts Degree in Computer Science", Communications of the ACM, Volume 39, Number 12, December 1996, pp. 85-95. Google ScholarDigital Library
Recommendations
Using Java to design and test hardware circuits over a classroom network
Inroads: paving the way towards excellence in computing educationA crucial part of the Computer Organization course is the design and analysis of hardware circuits. To teach this part of the course efficiently and to involve the entire class in the design of circuits, we have designed the SCAN system. Starting with a ...
High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits
Presents a very-large-scale-integration (VLSI)-oriented high-speed multiplier design method based on carry-propagation-free addition trees and a circuit technique, so-called multiple-valued current-mode (MVCM) circuits. The carry-propagation-free ...
Design of Testable Reversible Sequential Circuits
In this paper, we propose the design of two vectors testable sequential circuits based on conservative logic gates. The proposed sequential circuits based on conservative logic gates outperform the sequential circuits implemented in classical gates in ...
Comments