Yu-Lung Hsu
ABSTRACT
Power management has become a great concern in VLSI design in recent years. In this paper, we consider the logic level design technique for low power applications. We present a retiming-based optimization method, in which part of the circuit is selected and moved so that it produces logic signals one clock cycle before they are actually applied. If these values can solely determine the output logic level, then the other part of the circuit can be turned-off to save power. We explore acceptable retimed circuit structures, in which circuit function is not changed. An algorithm is proposed to select the optimal logic block to be retimed. We experiment the low-power circuit structure with some MCNC benchmark circuits, and results indicate an improvement over previous methods. Our method achieves a significant reduction in switching activity, and the reduction can be more than 70% in some case. The required area overhead is very small.
- F. Najm, "Transition density, a stochastic measure of activity in digital circuits," in Proc. 28th Design Automation Conf., pp. 644--649, June 1991. Google Scholar
Digital Library
- C. Tsui, M. Pedram, and A. Despain, "Technology decompo-sition and mapping targeting low power dissipation," in Proc. 30th Design Automation Conf., pp. 68--73, 1993. Google ScholarDigital Library
- J. Monteiro, S. Devadas, and A. Ghosh, "Retiming sequential circuits for low power," in Proc. Int'l Conf. Computer-Aided Design, pp. 384--402, Nov. 1993. Google ScholarDigital Library
- L. Benini, G. de Micheli, G.; E. Macii, M. Poncino, R. Scarsi, "Glitch power minimization by selective gate freezing," IEEE Trans. VLSI Systems, vol. 8, no.3, pp. 287--298, June 2000. Google ScholarDigital Library
- M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and M. Papaefthymiou, "Precomputation-based sequential logic optimization for low power," in IEEE Trans. on VLSI System, vol. 2, no. 4, pp. 426--436, Dec. 1994. Google ScholarDigital Library
- A. Mota, J. Monteiro, and A. Oliveira, "Power optimization of combinational modules using self-timed precomputa-tion," in Proc. IEEE Int'l Symp. Circuits and Systems, vol. 2 , pp. 17--20, 1998.Google Scholar
- M. Damiani, G. De Micheli, "Observability don't care sets and boolean relations," in Proc. IEEE Int'l Conf. Computer-Aided Design, pp. 502--505, 1990.Google Scholar
Index Terms
- Retiming-based logic synthesis for low-power
Recommendations
Retiming with logic duplication transformation: theory and an application to partial scan
VLSID '96: Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile CommunicationA Abstract: Retiming when performed in conjunction with logic duplication results in many different circuit configurations that are not obtainable by retiming alone. These circuit configurations (we call RLD configurations) have significantly different ...
Logic Networks of Carry-Save Adders
logic networks of carry-save adders such as high-speed multipliers, multioperand adders, and double-rail input parallel adders are designed based on the parallel adders with a minimum number of NOR gates discussed in [1]. After a discussion of the ...
Retiming-based factorization for sequential logic optimization
Current sequential optimization techniques apply a variety of logic transformations that mainly target the combinational logic component of the circuit. Retiming is typically applied as a postprocessing step to the gate-level implementation obtained ...
Comments