Baris Taskin
ABSTRACT
This paper describes a linear programming (LP) formulation for performance optimization of large-scale, synchronous circuits with level-sensitive latches. The proposed formulation permits circuits to operate at a higher clock frequency---that is, with a lower clock period---by the application of both non-zero clock skew scheduling [7] and time borrowing [9]. This LP formulation is computationally efficient and demonstrates significant circuit performance improvement. Unlike the approach documented in [2], the LP model of the clock period minimization problem presented here is stand-alone and independent of the specific LP solver (solution algorithm) used. The modified big M (MBM) method is introduced and applied to the linearization of the non-linear timing constraints of level-sensitive circuits into a solvable set of fully linear constraints. Clock period improvements as large as 63% are demonstrated over conventional flip-flop based circuits with zero clock skew. These improvements are shown on the ISCAS'89 benchmark circuits by using the industrial linear solver CPLEX [1].
- T. M. Burks, K. A. Sakallah, and T. N. Mudge. Critical paths in circuits with level-sensitive latches. IEEE Transactions on Very Large Scale Integration(VLSI) Systems, VLSI-3(2):273--291, June 1995. Google Scholar
Digital Library
- M. R. Dagenais and N. C. Rumin. On the calculation of optimal clocking parameters in synchronous circuits with level-sensitive latches. IEEE Transactions on Computer-Aided Design, CAD-8(3):268--278, March 1989.Google Scholar
- J. P. Fishburn. Clock skew optimization. IEEE Transactions on Computers, C--39(7):945--951, July 1990. Google ScholarDigital Library
- E. G. Friedman. Clock Distribution Networks in VLSI Circuits and Systems. IEEE Press, 1995.Google Scholar
- I. S. Kourtev and E. G. Friedman. A quadratic programming approach to clock skew scheduling for reduced sensitivity to process parameter variations. In Proceedings of the 1999 IEEE ASIC/SOC Conference, 1999.Google ScholarCross Ref
- I. S. Kourtev and E. G. Friedman. Timing Optimization Through Clock Skew Scheduling. Kluwer Academic Publishers, 2000. Google ScholarDigital Library
- J. Lee, D. T. Tang, and C. K. Wong. A timing analysis algorithm for circuits with level-sensitive latches. IEEE Transactions on Computer-Aided Design, CAD-15(5):535--543, May 1996. Google ScholarDigital Library
- I. Lin, J. A. Ludwig, and K. Eng. Analyzing cycle stealing on synchronous circuits with level-sensitive latches. Proceedings of the 29th ACM/IEEE Design Automation Conference, pages 393--398, June 1992. Google ScholarDigital Library
- K. A. Sakallah, T. N. Mudge, and O. A. Olukotun. checkTc and minTc: Timing verification and optimal clocking of synchronous digital circuits. Proceedings of the IEEE/ACM International Conference on Computer--Aided Design, pages 552--555, November 1990.Google Scholar
- K. A. Sakallah, T. N. Mudge, and O. A. Olukotun. Analysis and design of latch-controlled synchronous digital circuits. IEEE Transactions on Computer-Aided Design, CAD-11(3):322--333, March 1992.Google Scholar
- N. Shenoy, R. K. Brayton, and A. L. Sangiovanni-Vincentelli. Graph algorithms for clock schedule optimization. Proceedings of the IEEE/ACM International Conference on Computer--Aided Design, pages 132--136, November 1992. Google ScholarDigital Library
- T. G. Syzmanski and N. Shenoy. Verifying clock schedules. Proceedings of the IEEE/ACM International Conference on Computer--Aided Design, pages 124--131, November 1992. Google ScholarDigital Library
- T. G. Szymanski. Computing optimal clock schedules. Proceedings of the 29th ACM/IEEE Design Automation Conference, pages 399--404, June 1992. Google ScholarDigital Library
- W. L. Winston. Operations Research Application and Algorithms. PWS-Kent Publishing Company, second edition, 1991.Google Scholar
Index Terms
- Performance optimization of single-phase level-sensitive circuits using time borrowing and non-zero clock skew
Recommendations
Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits
This paper describes a linear programming (LP) problem formulation applicable to the static-timing analysis of large scale synchronous circuits with level-sensitive latches. Specifically, an LP formulation for the clock period minimization problem is ...
Delay insertion method in clock skew scheduling
ISPD '05: Proceedings of the 2005 international symposium on Physical designThis paper describes a delay insertion method that improves the efficiency of clock skew scheduling. Clock skew scheduling is performed on synchronous circuits in order to improve the performance of a circuit; most often by permitting the circuit to ...
Optimal time borrowing analysis and timing budgeting optimization for latch-based designs
An interesting property of a latch-based design is that the combinational path delay is allowed to be longer than the clock cycle as long as it can "borrow" time from the shorter paths in the subsequent logic stages. This gives designers a lot of ...
Comments