ABSTRACT
Traditional multilevel partitioning approaches have shown good performance with respect to cutsize, but offer no guarantees with respect to system performance. Timing-driven partitioning methods based on iterated net reweighting, partitioning and timing analysis have been proposed [2], as well as methods that apply degrees of freedom such as retiming [7][5]. In this work, we identify and validate a simple approach to timing-driven partitioning, based on the concept of "V-shaped nodes". We observe that the presence of V-shaped nodes can badly impact circuit performance, as measured by maximum hopcount across the cutline or similar path delay criteria. We extend traditional KLFM approaches to directly eliminate or minimize "distance-k V-shaped nodes" in the bipartitioning solution, achieving a smooth trade-off between cutsize and path delay. Experiments show that in comparison to MLPart [4], our method can reduce the maximum hopcount by 39% while only slightly increasing cutsize and runtime. No previous method improves path delay in such a transparent manner.
- C. Ababei and K. Bazargan, "Statistical Timing Driven Partitioning for VLSI Circuits", Proc. Design Automation and Test in Europe, 2002, pp. 1109. Google ScholarDigital Library
- C. Ababei, S. Navaratnasothie, K. Bazargan and G. Karypis, "Multi-objective Circuit Partitioning for Cutsize and Path-Based Delay Minimization", Proc. IEEE-ACM Intl. Conf. on Computer-Aided Design, 2002, pp. 181--185. Google ScholarDigital Library
- A. E. Caldwell, A. B. Kahng and I. L. Markov, "Hypergraph Partitioning for VLSI CAD: Method for Heuristic Development, Experimentation and Reporting", Proc. ACM/IEEE Design Automation Conf., 1999, pp. 349--354. Google ScholarDigital Library
- A. E. Caldwell, A. B. Kahng and I. L. Markov, "Improved Algorithms for Hypergraph Bipartition", Proc. Asia and South Pacific Design Automation Conf., 2000, pp. 661--666. Google ScholarDigital Library
- J. Cong, S. Lim and C. Wu, "Performance Driven Multi-level and Multiway Partitioning with Retiming", Proc. ACM/IEEE Design Automation Conf., 2000, pp. 274--279. Google ScholarDigital Library
- J. Cong, H. Li and C. Wu, "Simultaneous Circuit Partitioning/Clustering with Retiming", Proc. ACM/IEEE Design Automation Conf., 1999, pp. 460--465. Google ScholarDigital Library
- J. Cong and C. Wu, "Global Clustering-Based Performance Driven Circuit Partitioning", Proc. ACM/IEEE Intl. Symp. on Physical Design, 2002, pp. 149--154. Google ScholarDigital Library
- W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy and R. I. McMillan, "Timing Driven Placement Using Complete Path Delays", Proc. ACM/IEEE Design Automation Conf., 1990, pp. 84--89. Google ScholarDigital Library
- S. Dutt and W. Deng, "VLSI Circuit Partitioning by Cluster-Removal Using Iterative Improvement Techniques", Proc. ACM/IEEE Design Automation Conf., 1996, pp. 194--200. Google ScholarDigital Library
- C. M. Fiduccia and R. M. Mattheyses, "A Linear-Time Heuristic for Improving Network Partitions", Proc. Nineteenth Design Automation Conf., 1982, pp. 175--181. Google ScholarDigital Library
- Y. C. Ju and R.A. Saleh, "Incremental Techniques for the Identification of Statically Sensitizable Critical Paths", Proc. ACM/IEEE Design Automation Conf., 1991, pp. 541--546. Google ScholarDigital Library
- G. Karypis, R. Aggarwal, V. Kumar and S. Shekhar, "Multilevel Hypergraph Partitioning: Application in VLSI Domain", Proc. ACM/IEEE Design Automation Conf., 1997, pp. 526--529. Google ScholarDigital Library
- L. Liu, M. Shih, N. Chou, C-K. Cheng and W. Ku, "Performance-Driven Partitioning Using a Replication Graph Approach", Proc. ACM/IEEE Design Automation Conf., 1995, pp. 206--210.Google Scholar
- http://nexus6.cs.ucla.edu/GSRC/bookshelf/Slots/Partitioning/MLPart/.Google Scholar
Index Terms
- Local unidirectional bias for smooth cutsize-delay tradeoff in performance-driven bipartitioning
Recommendations
Local unidirectional bias for cutsize-delay tradeoff in performance-driven bipartitioning
Traditional multilevel partitioning approaches have shown good performance with respect to cutsize, but offer no guarantees with respect to system performance. Timing-driven partitioning methods based on iterated net reweighting, partitioning, and ...
Fast floorplanning by look-ahead enabled recursive bipartitioning
A new paradigm is introduced for floorplanning any combination of fixed-shape and variable-shape blocks under tight fixed-outline area constraints and a wirelength objective. Dramatic improvement over traditional floorplanning methods is achieved by the ...
Comments