Raymond X. Nijssen
ABSTRACT
Few aspects in ASIC design automation have become so pervasive as power. Design constraints due to power are being imposed throughout the entire design methodology and flow to control cost, reliability and performance of the products. With every future integrated circuit fabrication technology these constraints will be tightened further and new constraints are emerging. For large designs in particular this requires a new methodology and flow. We present how this trend impacts physical design, and we convey the point that the solution must be more automated, comprehensive and integrated.
Index Terms
- A complete design for power methodology and flow for large ASICs
Recommendations
Power gating design for standard-cell-like structured ASICs
DATE '10: Proceedings of the Conference on Design, Automation and Test in EuropeStructured ASIC has been introduced to bridge the power, performance, area and design cost gaps between ASIC and FPGA. As technology scales, leakage power consumption becomes a serious problem. Among the leakage power reduction techniques, power gating ...
Low power methodology and design techniques for processor design
ISLPED '98: Proceedings of the 1998 international symposium on Low power electronics and designIBM's ASIC design methodologies is used to develop a low power microprocessor for the mobile (battery powered) marketplace. The design called for a reduction of active power by a factor of 10 times from an estimate of a product designed in a standard 3 ...
Cell Processor Low-Power Design Methodology
Power consumption is one of the major challenges in VLSI Design. Power constrained designs must attack power reduction with many techniques and need tools to accurately predict the power consumption to provide designers feedback on the efficiency of the ...
Comments