Saraju P. Mohanty
N. Ranganathan
Sunil K. Chappidi
ABSTRACT
The use of multiple supply voltages for energy and average power reduction is well researched and several works have appeared in the literature. However, in low power design using deep submicron and nanometer technology, the peak power, peak power differential, average power and total energy are equally critical design constraints. In this work, we propose datapath scheduling algorithms for simultaneous minimization of peak and average power while maintaining performance by use of dynamic frequency clocking and multiple supply voltages. The algorithms use integer linear programming based models. The dynamic frequency clocking methodology is more useful for data intensive signal processing applications. The effectiveness of our scheduling technique is measured by estimating the peak power consumption, the average power consumption and the power delay product of the datapath circuit. Furthermore, the proposed scheduling scheme is compared with combined multiple supply voltages and multicycling scheme. Experimental results show that combined multiple supply voltages (3.3V,2.4V) and dynamic frequency clocking scheme achieves significant reductions in peak power (72% on the average), average power (71% on the average) and power delay product (54% on the average).
- L. Benini, E. Macii, M. Pnocino, and G. D. Micheli. Telescopic units : A new paradigm for performance optimization of VLSI design. IEEE Trans. on CAD, 17(3):220--232, Mar 1998. Google Scholar
Digital Library
- I. Brynjolfson and Z. Zilic. Dynamic clock management for low power applications in FPGAs. In Proc. of IEEE Custom Integrated Circuits Conference, pages 139--142, 2000.Google ScholarCross Ref
- J. M. Chang and M. Pedram. Energy minimization using multiple supply voltages. IEEE Trans. on VLSI Systems, 5(4):436--443, Dec 1997. Google ScholarDigital Library
- M. Johnson and K. Roy. Datapath scheduling with multiple supply voltages and level converters. ACM Trans. on Design Automation of Electronic Systems, 2(3):227--248, July 1997. Google ScholarDigital Library
- J. M. Kim and S. I. Chae. New MPEG2 decoder architecture using frequency scaling. In Proc. of ISCAS'96, pages 253--256, 1996.Google Scholar
- Y. R. Lin, C. T. Hwang, and A. C. H. Wu. Scheduling techniques for variable voltage low power design. ACM Trans. on Design Automation of Electronic Systems, 2(2):81--97, Apr 1997. Google ScholarDigital Library
- R. S. Martin and J. P. Knight. PASSOS: A different approach for assignment and scheduling for power, area and speed optimization in high-level synthesis. In Proceedings of the 37th Midwest Symposium on Circuits and System (Vol.1), pages 339--342, 1994.Google ScholarCross Ref
- R. S. Martin and J. P. Knight. Optimizing power in ASIC behavioral synthesis. IEEE Design & Test of Computers, 13(2):58--70, Summer 1996. Google ScholarDigital Library
- R. S. Martin and J. P. Knight. Using SPICE and behavioral synthesis tools to optimize ASICs' peak power consmpution. In Proc. of 38th Midwest Symposium on Circuits and Systems, pages 1209--1212, 1996.Google ScholarCross Ref
- S. P. Mohanty and N. Ranganathan. Energy efficient scheduling for datapath synthesis. In Proc. of Intl. Conf. on VLSI Design, pages 446--451, Jan 2003. Google ScholarDigital Library
- S. P. Mohanty and N. Ranganathan. A framework for energy and transient power reduction during behavioral synthesis. In Proc. of Intl. Conf. on VLSI Design, pages 539--545, Jan 2003. Google ScholarDigital Library
- S. P. Mohanty and N. Ranganathan and S. K. Chappidi. Peak power minimization through datapath scheduling. In Proc. of IEEE CS Annual Symposium on VLSI (ISVLSI 2003), pages 121--126, Feb 2003. Google ScholarDigital Library
- S. Park and K. Choi. Performance-driven high-level synthesis with bit-level chaining and clock selection. IEEE Trans. on CAD of Integrated Circuits and Systems, 20(2):199--212, Feb 2001. Google ScholarDigital Library
- V. Raghunathan, S. Ravi, A. Raghunathan, and G. Lakshminarayana. Transient power management through high level synthesis. In Proc. of ICCAD, pages 545--552, 2001. Google ScholarDigital Library
- W. T. Shiue. High level synthesis for peak power minimization using ILP. In Proc. of IEEE International Conference on Application Specific Systems, Architectures and Processors, pages 103--112, 2000. Google ScholarDigital Library
- W. T. Shiue and C. Chakrabarti. ILP based scheme for low power scheduling and resource binding. In Proc. of ISCAS, pages III.279--III.282, 2000.Google Scholar
- W. T. Shiue, J. Denison, and A. Horak. A novel scheduler for low power real time systems. In Proc. of 43rd Midwest Symposium on Circuits and Systems, pages 312--315, Aug 2000.Google Scholar
- D. Singh, J. M. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, and T. J. Mozdzen. Power conscious cad tools and methodologies : A perspective. Proceedings of the IEEE, 83(4):570--594, Apr 1995.Google ScholarCross Ref
- D. Sylvester and H. Kaul. Power-driven challanges in nanometer design. IEEE Design & Test of Computers, 13(6):12--21, Nov-Dec 2001. Google ScholarDigital Library
- H. S. Yun and J. Kim. Power-aware modulo scheduling for high-performance VLIW processors. In Proc. of the ISLPED, pages 40--45, 2001. Google ScholarDigital Library
Index Terms
- Simultaneous peak and average power minimization during datapath scheduling for DSP processors
Recommendations
ILP models for simultaneous energy and transient power minimization during behavioral synthesis
In low-power design for battery-driven portable applications, the reduction of peak power, peak power differential, cycle difference power, average power and energy are equally important. These are different forms of dynamic power dissipation of a CMOS ...
A framework for energy and transient power reduction during behavioral synthesis
In battery driven portable applications, the minimization of energy, average power, peak power, and peak power differential are equally important to improve reliability and efficiency. The peak power and the peak power differential drive the transient ...
Datapath scheduling with multiple supply voltages and level converters
We present an algorithm called MOVER (Multiple Operating Voltage Energy Reduction) to minimize datapath energy dissipation through use of multiple supply voltages. In a single voltage design, the critical path length, clock period, and number of control ...
Comments